Path-Congestion-Aware Adaptive Routing With a Contention Prediction Scheme for Network-on-Chip Systems

No abstract is available for this paper.

• Publication year

  2014

• Venue

  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

• Publication date

  Unknown publication date

• Fields of study

  Computer Science, Engineering

• Identifiers
  DOI 10.1109/TCAD.2013.2282262
• External record

  Open on Semantic Scholar

• Source metadata

  Semantic Scholar

• No claims are published for this paper.

• No concepts are published for this paper.

• Computer Networks: A Systems Approach, 5/E.

  2016cited by this paper
• An Iterative Computational Technique for Performance Evaluation of Networks-on-Chip

  2013cited by this paper
• Path-Diversity-Aware Adaptive Routing in Network-on-Chip Systems

  2012cited by this paper
• Traffic- and Thermal-Aware Run-Time Thermal Management Scheme for 3D NoC Systems

  2010cited by this paper
• Analysis of Worst-Case Delay Bounds for On-Chip Packet-Switching Networks

  2010cited by this paper
• An Analytical Approach for Network-on-Chip Performance Analysis

  2010cited by this paper
• Destination-based adaptive routing on 2D mesh networks

  2010cited by this paper
• Parallel LDPC Decoding on a Network-on-Chip Based Multiprocessor Platform

  2009cited by this paper
• Outstanding Research Problems in NoC Design: System, Microarchitecture, and Circuit Perspectives

  2009cited by this paper
• Regional congestion awareness for load balance in networks-on-chip

  2008cited by this paper
• Traffic-Balanced Routing Algorithm for Irregular Mesh-Based On-Chip Networks

  2008cited by this paper
• Implementation and Analysis of a New Selection Strategy for Adaptive Routing in Networks-on-Chip

  2008influential reference
• Analytical Router Modeling for Networks-on-Chip Performance Analysis

  2007cited by this paper
• PowerHerd: a distributed scheme for dynamically satisfying peak-power constraints in interconnection networks

  2006cited by this paper
• Performance evaluation and design trade-offs for network-on-chip interconnect architectures

  2005influential reference
• A low latency router supporting adaptivity for on-chip interconnects

  2005cited by this paper
• The torus routing chip

  2005cited by this paper
• DyAD - smart routing for networks-on-chip

  2004cited by this paper
• On-chip traffic modeling and synthesis for MPEG-2 video applications

  2004cited by this paper
• Low-Density Parity-Check Codes

  2004cited by this paper
• Load distribution with the proximity congestion awareness in a network on chip

  2003cited by this paper
• The Performance of Routing Algorithms under Bursty Traffic Loads

  2003cited by this paper
• GOAL: a load-balanced adaptive routing algorithm for torus networks

  2003cited by this paper
• Energy-aware mapping for tile-based NoC architectures under performance constraints

  2003influential reference
• Traffic analysis for on-chip networks design of multimedia applications

  2002cited by this paper
• Networks on chip: a new paradigm for systems on chip design

  2002cited by this paper
• Performance Tuning of Adaptive Wormhole Routing through Selection Function Choice

  2002cited by this paper
• Interconnection Networks: An Engineering Approach

  2002cited by this paper
• The Odd-Even Turn Model for Adaptive Routing

  2000cited by this paper
• On the Influence of the Selection Function on the Performance of Networks of Workstations

  2000cited by this paper
• Impact of selection functions on routing algorithm performance in multicomputer networks

  1997cited by this paper
• Deadlock-Free Adaptive Routing in Multicomputer Networks Using Virtual Channels

  1993cited by this paper
• The Turn Model for Adaptive Routing

  1992cited by this paper
• An Optimal Shortest-Path Routing Policy for Network Computers with Regular Mesh-Connected Topologies

  1989cited by this paper
• Ieee Transactions on Parallel and Distributed Systems Topology-aware Adaptive Routing for Non-stationary Irregular Mesh in Throttled 3d Noc Systems

  year unknowncited by this paper
• This article has been accepted for inclusion in a future issue of this journal. Content is final as presented, with the exception of pagination. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS 1 An Analytical Latency Model for Networks-on

  year unknowncited by this paper

• A Survey of Adaptive Routing Techniques in Two-Dimensional Network-on-Chip Architectures

  2026cites this paper
• Semi-adaptive distributed approach for triplet-based architecture inter-core communication Network-on-Chip

  2025cites this paper
• An Optimal Clustering‐Based Congestion‐Aware Multipath Routing Mechanism in WSN Using Hybrid Optimization and Adaptive Deep Network

  2025cites this paper
• A pre-congestion-aware deterministic-adaptive hybrid routing (PcaDAHR) algorithm for network-on-chip

  2025cites this paper
• A Study on Proactive Adaptation-Based Routing Strategies in 2D Network-on-Chip Architectures

  2025influential citation
• A high-performance fully adaptive routing based on software defined network-on-chip

  2023cites this paper
• Classification of networks-on-chip in the context of analysis of promising self-organizing routing algorithms

  2023cites this paper
• On chip network with increased performance for efficient wireless communication

  2023cites this paper
• Chapter Five - Routing algorithm design for power- and temperature-aware NoCs

  2022cites this paper
• A fuzzy integrated congestion-aware routing algorithm for network on chip

  2021cites this paper
• VLSI Design of A Chip With High Speed Atm Switch-A Review

  2021cites this paper
• RPR: Reliable path routing protocol to mitigate congestion in critical IoT applications

  2021cites this paper
• Predicting Networks-on-Chip traffic congestion with Spiking Neural Networks

  2021cites this paper
• Network-Cognitive Traffic Control: A Fluidity-Aware On-Chip Communication

  2020influential citation
• Novel Metric for Load Balance and Congestion Reducing in Network on-Chip

  2020cites this paper
• Minimising Impact of Local Congestion in Networks-on-Chip Performance by Predicting Buffer Utilisation

  2020influential citation
• Coarse-Grained Architecture Pursuance Investigation with Bidirectional NoC Router

  2020cites this paper
• Regional Selection Mechanism for Traffic-balanced Adaptive Routing Algorithms in Mesh-based NoC Architectures

  2020cites this paper
• Predicting Local Congestion at Fine-grain Levels in Networks-on-Chip Using Spiking Neural Networks

  2020influential citation
• Congestion aware Adaptive Reverse Routing Strategy for Improving QoS in WSN

  2020cites this paper
• Fault-tolerant and congestion balanced routing algorithm for 2D mesh NoCs "In Prepress"

  2020cites this paper
• Exploring Spiking Neural Networks for Prediction of Traffic Congestion in Networks-on-Chip

  2020cites this paper
• Scalable interconnect strategies for neuro-glia networks using Networks-on-Chip

  2019cites this paper
• Design and implementation of secured agent based NoC using shortest path routing algorithm

  2019cites this paper
• Optimal Application Mapping and Scheduling for Network-on-Chips with Computation in STT-RAM Based Router

  2019cites this paper
• An encapsulated packet-selection routing for network on chip

  2019cites this paper
• DICA: destination intensity and congestion-aware output selection strategy for network-on-chip systems

  2019cites this paper
• DTIS: Destination Traffic Based Input Selection Strategy Based on Traffic Pattern for Network-on-Chip Systems

  2019cites this paper
• An Efficient Directional Routing Algorithm For Network On Chip

  2019cites this paper
• MWPR: Minimal Weighted Path Routing Algorithm for Network on Chip

  2018cites this paper
• Effective Routing Algorithm and Topology on Power Consumption in Networks on Chip

  2018cites this paper
• Game-Based Thermal-Delay-Aware Adaptive Routing (GTDAR) for Temperature-Aware 3D Network-on-Chip Systems

  2018cites this paper
• Thermal-Aware Task Mapping on Dynamically Reconfigurable Network-on-Chip Based Multiprocessor System-on-Chip

  2018cites this paper
• Low latency Path Aware XY-X Routing Algorithm for NoC Architectures

  2018influential citation
• An Effective Communication Performance Index for Advanced Metering Infrastructure

  2018cites this paper
• A congestion-aware OE router employing fair arbitration for network-on-chip

  2018cites this paper
• Performance Enhancement of Bidirectional NOC Router With and Without Contention for Reconfigurable Coarse Grained Architecture

  2018cites this paper
• Communication Performance Assessment for Advanced Metering Infrastructure

  2018cites this paper
• Exploiting contention and congestion aware switch allocation in network-on-chips

  2017cites this paper
• G-CARA: A Global Congestion-Aware Routing Algorithm for traffic management in 3D networks-on-chip

  2017cites this paper
• Merged arbitration and switching techniques for network on chip router

  2017cites this paper
• Kalman Predictor-Based Proactive Dynamic Thermal Management for 3-D NoC Systems With Noisy Thermal Sensors

  2017cites this paper
• MCAR: Non-local adaptive Network-on-Chip routing with message propagation of congestion information

  2017cites this paper
• Overview of high-efficiency ant colony optimization (ACO)-based adaptive routings for traffic balancing in network-on-chip systems

  2017cites this paper
• LAXY: A Location-Based Aging-Resilient Xy-Yx Routing Algorithm for Network on Chip

  2017cites this paper
• A Q-routing based self-regulated routing scheme for network-on-chip

  2017cites this paper
• Path-Diversity-Aware Fault-Tolerant Routing Algorithm for Network-on-Chip Systems

  2017cites this paper
• Game-based Congestion-aware Adaptive Routing (GCAR) for Proactive Thermal-aware 3D Network-on-Chip Systems

  2017influential citation
• Improving the Area Efficiency of ACO-Based Routing by Directional Pheromone in Large-Scale NoCs

  2016cites this paper
• Energy Efficient and Congestion-Aware Router Design for Future NoCs

  2016cites this paper
• CCAS: Contention and congestion aware switch allocation for network-on-chips

  2016cites this paper
• Enhanced global congestion awareness (EGCA) for load balance in networks-on-chip

  2016cites this paper
• Process Variation Delay and Congestion Aware Routing Algorithm for Asynchronous NoC Design

  2016cites this paper
• Architectural based congestion management for Network on Chip implemented on FPGA

  2016cites this paper
• Local Congestion Avoidance in Network-on-Chip

  2016cites this paper
• OLITS: An Ohm's Law-like traffic splitting model based on congestion prediction

  2016cites this paper
• Novel Routing Algorithm for Minimum on Delay with Process Variation and Congestion in Asynchronous NoC

  2015cites this paper
• Contention-based Nonminimal Adaptive Routing in

  2015cites this paper
• Predictions of Process-Execution Time and Process-Execution Status

  2015cites this paper
• Novel Routing Algorithm

  2015cites this paper
• A review on path collisions and resources usage in hybrid optical Network on Chip (HONoC)

  2015cites this paper
• Design and analysis of 10 port router for network on chip (NoC)

  2015cites this paper
• Accurate Predictions of Process-Execution Time and Process Status Based on Support-Vector Regression for Enterprise Information Systems

  2015cites this paper
• Contention-Based Nonminimal Adaptive Routing in High-Radix Networks

  2015cites this paper
• Ant Colony Optimization-Based Adaptive Network-on-Chip Routing Framework Using Network Information Region

  2015cites this paper
• Emulation platform synthesis and NoC evaluation for embedded systems : towards next generation networks

  2015cites this paper