A 212 MPixels/s 4096 $\times$ 2160p Multiview Video Encoder Chip for 3D/Quad Full HDTV Applications

No abstract is available for this paper.

• Publication year

  2009

• Venue

  IEEE Journal of Solid-State Circuits

• Publication date

  2009-05-29

• Fields of study

  Computer Science, Engineering

• Identifiers
  DOI 10.1109/JSSC.2009.2031787
• External record

  Open on Semantic Scholar

• Source metadata

  Semantic Scholar

• No claims are published for this paper.

• No concepts are published for this paper.

• Advanced video coding for generic audiovisual services

  2010cited by this paper
• A 212MPixels/s 4096×2160p multiview video encoder chip for 3D/quad HDTV applications

  2009cited by this paper
• Cache-based integer motion/disparity estimation for quad-HD H.264/AVC and HD multiview video coding

  2009cited by this paper
• A 242mW, 10mm2 1080p H.264/AVC high profile encoder chip

  2008influential reference
• An H.264/AVC scalable extension and high profile HDTV 1080p encoder chip

  2008cited by this paper
• A 242mW 10mm2 1080p H.264/AVC High-Profile Encoder Chip

  2008influential reference
• A 1.41W H.264/AVC Real-Time Encoder SOC for HDTV1080P

  2007cited by this paper
• Efficient Prediction Structures for Multiview Video Coding

  2007cited by this paper
• A 7mW-to-183mW Dynamic Quality-Scalable H.264 Video Encoder Chip

  2007influential reference
• 2.8 to 67.2mW Low-Power and Power-Aware H.264 Encoder for Mobile Applications

  2007cited by this paper
• ALGORITHM AND ARCHITECTURE DESIGN FOR INTRA PREDICTION IN H . 264 / AVC HIGH PROFILE

  2007cited by this paper
• A High-Definition H.264/AVC Intra-Frame Codec IP for Digital Video and Still Camera Applications

  2006cited by this paper
• Architecture design of area-efficient SRAM-based multi-symbol arithmetic encoder in H.264/AVC

  2006cited by this paper
• A 1.3TOPS H.264/AVC single-chip encoder for HDTV applications

  2005cited by this paper
• Analysis, fast algorithm, and VLSI architecture design for H.264/AVC intra frame coder

  2005cited by this paper
• Interactive 3-D Video Representation and Coding Technologies

  2005cited by this paper
• An Efficient Hardware Architecture of Intra Prediction and TQ/IQIT Module for H.264 Encoder

  2005influential reference
• Free viewpoint video extraction, representation, coding, and rendering

  2004cited by this paper
• Three-dimensional image processing in the future of immersive media

  2004cited by this paper
• Free Viewpoint Television (FTV)

  2003cited by this paper
• Free viewpoint TV system based on ray-space representation

  2002cited by this paper
• ACOUSTICS. SPEECH. AND SIGNAL PROCESSING

  1983cited by this paper

• A High Throughput and Energy Efficient Lepton Hardware Encoder With Hash-Based Memory Optimization

  2022cites this paper
• Optimization of Motion Estimation Algorithm Based on FPGA Hardware System and Video Tracking

  2021cites this paper
• Architecture of a Low Latency H.264/AVC Video Codec for Robust ML based Image Classification

  2021cites this paper
• Multisymbol Architecture of the Entropy Coder for H.265/HEVC Video Encoders

  2020cites this paper
• A Hardware-Efficient Block Matching Algorithm and Its Hardware Design for Variable Block Size Motion Estimation in Ultra-High-Definition Video Encoding

  2019cites this paper
• Energy-Aware Motion and Disparity Estimation System for 3D-HEVC With Run-Time Adaptive Memory Hierarchy

  2019influential citation
• Hardware-Friendly Unidirectional Disparity-Search Algorithm for 3D-HEVC

  2018cites this paper
• VLSI Architecture of Full-Search Variable-Block-Size Motion Estimation for HEVC Video Encoding

  2017cites this paper
• Survey on Algorithm and VLSI Architecture for MPEG-Like Video Coder

  2017cites this paper
• High Performance Multiview Video Coding

  2017influential citation
• Fast algorithms and VLSI architecture design for HEVC intra-mode decision

  2016cites this paper
• Optimization of the Adaptive Computationally-Scalable Motion Estimation and Compensation for the Hardware H.264/AVC Encoder

  2016cites this paper
• A Scalable Massively Parallel Motion and Disparity Estimation Scheme for Multiview Video Coding

  2016cites this paper
• A 2260 GOPS High-Performance and High-Precision Sub-pixel Motion Estimator-Interpolator for Real-Time 8K UHDTV for HEVC Coding in Next Generation Wireless Multimedia Applications

  2016cites this paper
• Survey on Algorithm and VLSI Architecture for MPEG-Like Video Coder

  2016influential citation
• A real-time inverse quantised transform for multi-standard with dynamic resolution support

  2016cites this paper
• A high-performance and high-precision sub-pixel motion estimator-interpolator for real-time HDTV(8K) in MPEGH/HEVC coding

  2016cites this paper
• Parallel Multiview Video Coding Exploiting Group of Pictures Level Parallelism

  2016cites this paper
• A high-precision and highly accurate sub-pixel motion estimator-interpolator for high-performance High Efficiency Video Coding (HEVC) in next generation HDTV applications

  2016cites this paper
• A highly accurate, high-precision sub-pixel motion estimator-interpolator for high-performance Video coding (HEVC) in next generation UHDTV applications

  2016cites this paper
• Background and Related Work

  2016cites this paper
• Fast Motion Estimation Algorithm and Design for Real Time QFHD High Efficiency Video Coding

  2015cites this paper
• FRAME RATE BLOCK SELECTION APPROACH BASED DIGITAL WATER MARKING FOR EFFICIENT VIDEO AUTHENTICATION USING NETWORK CONDITIONS

  2015cites this paper
• Architecture Design of the H.264/AVC Encoder Based on Rate-Distortion Optimization

  2015influential citation
• Computation-constrained dynamic search range control for real-time video encoder

  2015cites this paper
• High-Throughput Power-Efficient VLSI Architecture of Fractional Motion Estimation for Ultra-HD HEVC Video Encoding

  2015cites this paper
• Ultra-High-Throughput VLSI Architecture of H.265/HEVC CABAC Encoder for UHDTV Applications

  2015cites this paper
• High efficient hardware allocation framework of arbitrary inverse transform coding blocks in H.265

  2015cites this paper
• Intra Prediction for the Hardware H.264/AVC High Profile Encoder

  2014cites this paper
• A New Reference Frame Recompression Algorithm and Its VLSI Architecture for UHDTV Video Codec

  2014cites this paper
• Encoder Hardware Architecture for HEVC

  2014cites this paper
• An H.264 High-Profile Intra-Prediction with Adaptive Selection Between the Parallel and Pipelined Executions of Prediction Modes

  2014influential citation
• Alternating asymmetric search range assignment for bidirectional motion estimation in H.265/HEVC and H.264/AVC

  2014cites this paper
• Algorithms, architectures and circuits for low power HEVC codecs

  2014cites this paper
• An efficient parallel execution for intra prediction in HEVC Video Encoder

  2014cites this paper
• Auxiliary stream for optimizing memory access of video decoders

  2014cites this paper
• High-Performance H.264/AVC Intra-Prediction Architecture for Ultra High Definition Video Applications

  2014influential citation
• A 24.5–53.6pJ/pixel 4320p 60fps H.264/AVC intra-frame video encoder chip in 65nm CMOS

  2013cites this paper
• Energy-efficient memory hierarchy for Motion and Disparity Estimation in Multiview Video Coding

  2013cites this paper
• A high-performance CABAC encoder architecture for HEVC and H.264/AVC

  2013cites this paper
• Algorithm and VLSI Architecture Design for MPEG-Like High Definition Video Coding‐AVS Video Coding from Standard Specification to VLSI Implementation

  2013influential citation
• Research on Architecture Design for Ultra High Definition Video Encoding

  2013cites this paper
• Buffer structure optimized VLSI architecture for efficient hierarchical integer pixel motion estimation implementation

  2013influential citation
• A 1.59 Gpixel/s Motion Estimation Processor With $-$211 to +211 Search Range for UHDTV Video Encoder

  2013influential citation
• Research on inter prediction algorithms and architectures for high-performance video codec VLSI

  2013cites this paper
• Motion Estimation Without Integer-Pel Search

  2013cites this paper
• An Efficient Mode Preselection Algorithm for Fractional Motion Estimation in H.264/AVC Scalable Video Extension

  2013cites this paper
• High Performance and Hardware Efficient Multiview Video Coding Frame Scheduling Algorithms and Architectures

  2013cites this paper
• Content-Aware Write Reduction Mechanism of 3D Stacked Phase-Change RAM Based Frame Store in H.264 Video Codec System

  2013cites this paper
• A Regular VLSI Architecture of Motion Vector Prediction for Multiple-Standard MPEG-Like Video Codec

  2013cites this paper
• A 1062Mpixels/s 8192×4320p High Efficiency Video Coding (H.265) encoder chip

  2013cites this paper
• Energy-Efficient Architectures for Multiview Video Coding

  2013cites this paper
• Area and Memory Efficient Architectures for 3D Blu-ray-compliant Multimedia Processors

  2012cites this paper
• A 775-µW/fps/view H.264/MVC decoder chip compliant with 3D Blu-ray specifications

  2012cites this paper
• A 1991 Mpixels/s intra prediction architecture for Super Hi-Vision H.264/AVC encoder

  2012cites this paper
• VLSI implementation of a configurable IP Core for quantized discrete cosine and integer transforms

  2012cites this paper
• A 4320p 60fps H.264/AVC intra-frame encoder chip with 1.41Gbins/s CABAC

  2012cites this paper
• An Advanced Hierarchical Motion Estimation Scheme With Lossless Frame Recompression and Early-Level Termination for Beyond High-Definition Video Coding

  2012cites this paper
• Energy-efficient algorithms and architectures for multiview video coding

  2012cites this paper
• Interlaced asymmetric search range assignment for bidirectional motion estimation

  2012cites this paper
• A 1.94mm2, 38.17mW dual VP8/H.264 Full-HD encoder/decoder LSI for Social Network Services (SNS) over smart-phones

  2012cites this paper
• Area-efficient fast scheduling schemes for MVC prediction architecture

  2011cites this paper
• A 530 Mpixels/s Intra Prediction Architecture for Ultra High Definition H.264/AVC Encoder

  2011cites this paper
• VLSI design concepts for iterative algorithms

  2011cites this paper
• A low-power memory architecture with application-aware power management for motion & disparity estimation in Multiview Video Coding

  2011cites this paper
• A 1 Gbin/s CABAC encoder for H.264/AVC

  2011cites this paper
• Run-time adaptive energy-aware Motion and Disparity Estimation in Multiview Video Coding

  2011influential citation
• Video encoder design for high-definition 3D video communication systems

  2010cites this paper
• A reprogrammable computing platform for JPEG 2000 and H.264 SHD video coding

  2010cites this paper
• An advanced hierarchical motion estimation scheme with lossless frame recompression for ultra high definition video coding

  2010cites this paper
• System scheduling analysis for high definition multiview video encoder

  2010cites this paper
• A low-cost hardware architecture binarizer design for the H.264/AVC CABAC entropy coding

  2010cites this paper
• Implementation of a reprogrammable DSP/FPGA based platform for real-time HD video coding

  2010cites this paper
• Intra prediction architecture for H.264/AVC QFHD encoder

  2010cites this paper
• Single-iteration full-search fractional motion estimation for quad full HD H.264/AVC encoding

  2009cites this paper