A. Lebeck

PROFILE

Homepage
No homepage is listed.
ORCID
No ORCID is listed.
Affiliations
No affiliations are listed.
Aliases
Alvin Lebeck, Alvin R Lebeck, Alvin R. Lebeck, A. Lebeck, A. R. Lebeck
Publication record
131 papers · 6,192 citations · H-index 39

PAPERS

Phantora: Maximizing Code Reuse in Simulation-based Machine Learning System Performance Estimation
20251 citationsauthor #10
Understanding RDMA Microarchitecture Resources for Performance Isolation
202358 citationsauthor #8
RDMA Congestion Control: It Is Only for the Compliant
20233 citationsauthor #2
Fast Convergence to Fairness for Reduced Long Flow Tail Latency in Datacenter Networks
20222 citationsauthor #2
Accelerating Markov Random Field Inference with Uncertainty Quantification
20215 citationsauthor #4
Optimizing Markov Random Field Inference via Event-Driven Gibbs Sampling for GPUs
20210 citationsauthor #4
Statistical robustness of Markov chain Monte Carlo accelerators
202113 citationsauthor #5
Statistical Robustness of MCMC Accelerators
20200 citationsauthor #6
Understanding and Improving the Performance of Read Operations Across the Storage Stack
20200 citationsauthor #4
Beyond Application End-Point Results: Quantifying Statistical Robustness of MCMC Accelerators
20205 citationsauthor #6
Lightweight Inter-transaction Caching with Precise Clocks and Dynamic Self-invalidation
20200 citationsauthor #5
Statistical Robustness of Markov Chain Monte Carlo Accelerators Extended Abstract
20201 citationsauthor #5
Multi-version Indexing in Flash-based Key-Value Stores
20191 citationsauthor #4
Managing Tail Latency in Datacenter-Scale File Systems Under Production Constraints
201947 citationsauthor #4
A Case for Quantifying Statistical Robustness of Specialized Probabilistic AI Accelerators
20191 citationsauthor #3
Architecting a Stochastic Computing Unit with Molecular Optical Devices
201815 citationsauthor #5
Adaptive Simultaneous Multi-tenancy for GPUs
20182 citationsauthor #3
SandTrap: Tracking Information Flows On Demand with Parallel Permissions
20187 citationsauthor #2
Enabling Lightweight Transactions with Precision Time
20175 citationsauthor #4
Exploiting Dark Fluorophore States to Implement Resonance Energy Transfer Pre-Charge Logic
20172 citationsauthor #3
Notice : Subject to any distic the t Sven Woop
20170 citationsauthor #1
An Optically Modulated Self-Assembled Resonance Energy Transfer Pass Gate.
201713 citationsauthor #2
Exploiting accelerators for efficient high dimensional similarity search
201617 citationsauthor #3
Accelerating Markov Random Field Inference Using Molecular Optical Gibbs Sampling Units
201617 citationsauthor #7
Combined Compute and Storage: Configurable Memristor Arrays to Accelerate Search
20162 citationsauthor #3
More is Less, Less is More: Molecular-Scale Photonic NoC Power Topologies
20158 citationsauthor #3
Session details: Session 1B: Memory Models I
20150 citationsauthor #1
mNoC
20157 citationsauthor #3
Session details: Session 1B: Memory Models I
20150 citationsauthor #1
Nanoscale Resonance Energy Transfer-Based Devices for Probabilistic Computing
201521 citationsauthor #2
Session details: Session 1B: Memory Models I
20150 citationsauthor #1
Rhythm: harnessing data parallel hardware for server workloads
201437 citationsauthor #6
mNoC: Large Nanophotonic Network-on-Chip Crossbars with Molecular Scale Devices 1
20140 citationsauthor #2
Modeling and simulation of a nanoscale optical computing system
201410 citationsauthor #2
Chromophore-based nanophotonic network-on-chip and computing systems
20131 citationsauthor #1
Exploiting emerging technologies for nanoscale photonic networks-on-chip
20136 citationsauthor #3
Address Translation Aware Memory Consistency
20118 citationsauthor #2
Fractal Consistency: Architecting the Memory System to Facilitate Verification
20103 citationsauthor #2
Encoded multichromophore response for simultaneous label-free detection.
201024 citationsauthor #4
UNified Instruction/Translation/Data (UNITD) coherence: One protocol to rule them all
201062 citationsauthor #2
Fractal Coherence: Scalably Verifiable Cache Coherence
201064 citationsauthor #2
Routing in self-organizing nano-scale irregular networks
201010 citationsauthor #3
Molecular logic gates: Encoded Multichromophore Response for Simultaneous Label‐Free Detection Small 7/2010
20100 citationsauthor #4
Specifying and dynamically verifying address translation-aware memory consistency
201027 citationsauthor #2
Nano-Scale On-Chip Irregular Network Analysis
20091 citationsauthor #2
Architectural Implications of Nanoscale-Integrated Sensing and Computing
200922 citationsauthor #4
A Programmable Memory Hierarchy for Prefetching Linked Data Structures
20098 citationsauthor #2
Architectural implications of nanoscale integrated sensing and computing
20094 citationsauthor #4
Nanoscale Optical Computing Using Resonance Energy Transfer Logic
200848 citationsauthor #3
Chapter 8 Self-Assembled Computer Architectures
20080 citationsauthor #2
Introduction to DAC 2007 special section
20080 citationsauthor #1
Tango Lite: a Multiprocessor Simulation Environment. Unpublished Intro- Duction and User's Guide, Figure 4: Low Communication/computation Ratio for 16 Virtual Processors Figure 3: Medium Communication/computation Ratio for 16 Virtual Processors Figure 2: High Communication/computation Ratio Using 16
20082 citationsauthor #4
Introduction to DNA Self-Assembled Computer Design
200812 citationsauthor #2
Energy Transfer Logic on DNA Nanostructures : Enabling Molecular-Scale Amorphous Computing
20075 citationsauthor #2
A self-organizing defect tolerant SIMD architecture
20074 citationsauthor #3
First International Conference on Nano-Networks Abstract oriented , and how internode links are created during self-Self-Assembled Networks : Control vs . Complexity
20060 citationsauthor #3
A defect tolerant self-organizing nanoscale SIMD architecture
200646 citationsauthor #4
Spin detection hardware for improved management of multithreaded systems
200639 citationsauthor #2
Design and Evaluation of Fail-Stop Self-Assembled Nanoscale Processing Elements
20068 citationsauthor #3
Design automation for DNA self-assembled nanostructures
200627 citationsauthor #2
NANA
200643 citationsauthor #3
Finite-size, fully addressable DNA tile lattices formed by hierarchical assembly procedures.
2006267 citationsauthor #5
Self-Assembled Networks: Control vs. Complexity
20069 citationsauthor #3
Architectures for nanoscale devices
20060 citationsauthor #1
Panel: Nano-computing - do we need new formal approaches ?
20061 citationsauthor #4
Self-monitoring of thread interactions for improved resource management in multithreaded systems
20050 citationsauthor #2
The Design and Fabrication of a Fully Addressable 8-tile DNA Lattice
200520 citationsauthor #4
Pulse: A Dynamic Deadlock Detection Mechanism Using Speculative Execution
200568 citationsauthor #3
Evaluating the Connectivity of Self-Assembled Networks of Nano-scale Processing Elements
200518 citationsauthor #3
Experiences in managing energy with ECOSystem
200544 citationsauthor #3
Self-assembled architectures and the temporal aspects of computing
200513 citationsauthor #2
Power aware memory system
20041 citationsauthor #3
Explicit energy resource management as a first class operating system resource
20040 citationsauthor #3
Circuit and System Architecture for DNA-Guided Self-Assembly of Nanoelectronics
200439 citationsauthor #3
Breakdown : Analyzing CPU Usage in Commercial Web Workloads
20040 citationsauthor #2
Array Merging: A Technique for Improving Cache and TLB Behavior
20040 citationsauthor #3
Tolerating memory latency through push prefetching for pointer-intensive applications
200424 citationsauthor #2
Exploiting global knowledge to achieve self-tuned congestion control for k-ary n-cube networks
200437 citationsauthor #2
Communication breakdown: analyzing CPU usage in commercial Web workloads
200419 citationsauthor #2
Design tools for a DNA-guided self-assembling carbon nanotube technology
200442 citationsauthor #5
BLAM: a high-performance routing algorithm for virtual cut-through networks
200324 citationsauthor #2
Quantifying instruction criticality for shared memory multiprocessors
200317 citationsauthor #2
The Synergy Between Power-Aware Memory Systems and Processor Voltage Scaling
2003134 citationsauthor #3
ECOSystem: managing energy as a first class operating system resource
2002488 citationsauthor #3
Techniques for high-bandwidth, low-latency interconnection network operation at high offered loads
20021 citationsauthor #2
Recursive Array Layouts and Fast Matrix Multiplication
200296 citationsauthor #2
Interactions of Power-aware Memory Systems and Processor Voltage Scaling
20024 citationsauthor #3
Fast instruction window for tolerating cache misses
200231 citationsauthor #1
Currentcy: Unifying Policies for Resource Management
200244 citationsauthor #3
A large, fast instruction window for tolerating cache misses
2002218 citationsauthor #1
Modeling of DRAM Power Control Policies Using Deterministic and Stochastic Petri Nets
200230 citationsauthor #3
Exact analysis of the cache behavior of nested loops
2001187 citationsauthor #4
The push architecture: a prefetching framework for linked data structures
20012 citationsauthor #2
Memory controller policies for DRAM power management
2001221 citationsauthor #3
Locality vs. criticality
2001107 citationsauthor #3
Self-tuned congestion control for multiprocessor networks
2001131 citationsauthor #2
The Combinatorics of Cache Misses during Matrix Multiplication
20019 citationsauthor #5
Push vs. pull: data movement for linked data structures
2000104 citationsauthor #2
Every joule is precious: the case for revisiting operating system design for energy efficiency
2000187 citationsauthor #2
Power aware page allocation
2000428 citationsauthor #1

TIMELINE

1989 115 citations

1993 523 citations

1994 713 citations

1995 265 citations

1996 6 citations

1997 50 citations

1998 221 citations

1999 367 citations

2000 733 citations

2001 657 citations

2002 912 citations

2003 175 citations

2004 162 citations

2005 163 citations

2006 440 citations

2007 9 citations

2008 62 citations

2009 35 citations

2010 190 citations

2011 8 citations

2013 7 citations

2014 47 citations

2015 36 citations

2016 36 citations

2017 20 citations

2018 24 citations

2019 49 citations

2020 6 citations

2021 18 citations

2022 2 citations

2023 61 citations

2025 1 citations

Unknown 82 citations

A. Lebeck

PROFILE

PAPERS

TIMELINE

COAUTHOR MAP

CONCEPT FOOTPRINT