An efficient retargetable framework for instruction-set simulation

No abstract is available for this paper.

• Publication year

  2003

• Venue

  First IEEE/ACM/IFIP International Conference on Hardware/ Software Codesign and Systems Synthesis (IEEE Cat. No.03TH8721)

• Publication date

  2003-10-01

• Fields of study

  Chemistry, Computer Science, Engineering

• Identifiers
  DOI 10.1145/944645.944649
• External record

  Open on Semantic Scholar

• Source metadata

  Semantic Scholar

• No claims are published for this paper.

• No concepts are published for this paper.

• A retargetable microarchitecture simulator

  2003cited by this paper
• Instruction set compiled simulation: a technique for fast and flexible instruction set simulation

  2003cited by this paper
• A universal technique for fast and flexible instruction-set architecture simulation

  2002cited by this paper
• Facile: a language and compiler for high-performance processor simulators

  2001influential reference
• A generic tool set for application specific processor architectures

  2000cited by this paper
• Partial Evaluation of Computation Process--An Approach to a Compiler-Compiler

  1999cited by this paper
• Generation of interpretive and compiled instruction set simulators

  1999cited by this paper
• EXPRESSION: a language for architecture exploration through compiler/simulator retargetability

  1999cited by this paper
• A retargetable, ultra-fast instruction set simulator

  1999cited by this paper
• ISDL: An Instruction Set Description Language For Retargetability

  1997influential reference
• Generation Of Software Tools From Processor Descriptions For Hardware/software Codesign

  1997cited by this paper
• Shade: a fast instruction-set simulator for execution profiling

  1994influential reference
• Flexware: A flexible firmware development environment for embedded systems

  1994influential reference

• A Cost Model for Decoder Decision Trees

  2020cites this paper
• Virtual Prototyping of Embedded Systems: Speed and Accuracy Tradeoffs

  2017cites this paper
• Design and Implementation of ARM7 Instruction Set Based on GDB Framework

  2017cites this paper
• Analyse de code et processus d'évaluation des composants sécurisés contre l'injection de faute. (Code Analysis and Certification Process of Secure Hardware against Fault Injection)

  2016cites this paper
• Processor Modeling and Design Tools

  2016cites this paper
• Pydgin: generating fast instruction set simulators from simple architecture descriptions with meta-tracing JIT compilers

  2015cites this paper
• CONSTRUCTING VERTICALLY INTEGRATED HARDWARE DESIGN METHODOLOGIES USING EMBEDDED DOMAIN-SPECIFIC LANGUAGES AND JUST-IN-TIME OPTIMIZATION

  2015cites this paper
• From high level architecture descriptions to fast instruction set simulators

  2015cites this paper
• An instruction set simulator for VLIW DSP architectures

  2015cites this paper
• Automated ISA branch coverage analysis and test case generation for retargetable instruction set simulators

  2014cites this paper
• Contributions à la traduction binaire dynamique : support du parallélisme d'instructions et génération de traducteurs optimisés. (Contributions to dynamic binary translation : instruction parallelism support and optimized translators generator)

  2014cites this paper
• Statistical Performance Modeling in Functional Instruction Set Simulators

  2012cites this paper
• ADL-Driven Simulator Generation for Energy Dissipation Tracing and Monitoring

  2012cites this paper
• A proposal of development and verification environment of network applications based on a Co-Simulator

  2011cites this paper
• New contributions for modeling and simulating high performance computing applications on parallel and distributed architectures

  2011cites this paper
• An Efficient Architecture Exploration for Embedded Core Design Exploiting Design Hierarchy

  2010cites this paper
• Using Continuous Statistical Machine Learning to Enable Performance Prediction in Hybrid Functional/Cycle Accurate Instruction Set Simulators

  2009cites this paper
• SimSoC: A full system simulation software for embedded systems

  2009cites this paper
• A versatile generator of instruction set simulators and disassemblers

  2009cites this paper
• Precise simulation of interrupts using a rollback mechanism

  2009cites this paper
• SimSoC: A SystemC TLM integrated ISS for full system simulation

  2008cites this paper
• ADL-driven Methodologies for Design Automation of Embedded Processors

  2008cites this paper
• Fast and Accurate Simulation using the LLVM Compiler Framework ?

  2008cites this paper
• Fast cycle-approximate instruction set simulation

  2008cites this paper
• Processor Description Languages

  2008cites this paper
• EXPRESSION: An ADL for Software Toolkit Generation, Exploration, and Validation of Programmable SOC Architectures

  2008cites this paper
• MiADL : linguagem para geração automática de simuladores redireccionáveis

  2008cites this paper
• Hybrid Simulation for Energy Estimation of Embedded Software

  2007influential citation
• A Retargetable Software Timing Analyzer Using Architecture Description Language

  2007cites this paper
• Giano: The Two-Headed System Simulator

  2006cites this paper
• Generic Processor Modeling for Automatically Generating Very Fast Cycle-Accurate Simulators

  2006influential citation
• MiADL: AN ARCHITECTURE DESCRIPTION LANGUAGE FOR DESIGN SPACE EXPLORATION

  2006cites this paper
• VMSIM: Virtual Machine Based a Full System Simulation Platform for Microprocessors’ Functional Verification

  2006cites this paper
• Electronic Design Automation for Integrated Circuits Handbook

  2006cites this paper
• Architecture description languages for programmable embedded systems

  2005cites this paper
• Hybrid simulation for embedded software energy estimation

  2005cites this paper
• Generic pipelined processor modeling and high performance cycle-accurate simulator generation

  2005cites this paper
• OOCOSIM: an object-oriented co-design method for embedded HW-SW systems

  2005cites this paper
• Memory Access Optimization

  2005cites this paper
• Memory access optimizations in instruction-set simulators

  2005cites this paper
• The ArchC Architecture Description Language and Tools

  2005cites this paper
• Fast cycle-accurate simulation and instruction set generation for constraint-based descriptions of programmable architectures

  2004influential citation
• Optimizations for compiled simulation using instruction type information

  2004cites this paper
• Fast Cycle-Accurate Simulation and instruction of Programmable rch itectu res Set Generation for Constraint- ased Descriptions

  2004cites this paper
• Methods for evaluating and covering the design space during early design development

  2004cites this paper
• Automated Energy/Performance Macromodeling of Embedded Software

  2004cites this paper
• Architecture description language (ADL)-driven software toolkit generation for architectural exploration of programmable SOCs

  2004cites this paper