Shade: a fast instruction-set simulator for execution profiling

No abstract is available for this paper.

• Publication year

  1994

• Venue

  Measurement and Modeling of Computer Systems

• Publication date

  1994-05-01

• Fields of study

  Computer Science

• Identifiers
  DOI 10.1145/183019.183032
• External record

  Open on Semantic Scholar

• Source metadata

  Semantic Scholar

• No claims are published for this paper.

• No concepts are published for this paper.

• Campbell.

  2021cited by this paper
• The New Jersey Machine-Code Toolkit

  1995cited by this paper
• ATOM: A Flexible Interface for Building High Performance Program Analysis Tools

  1995cited by this paper
• The Meerkat multicomputer: tradeoffs in multicomputer architecture

  1995cited by this paper
• MINT: a front end for efficient simulation of shared-memory multiprocessors

  1994cited by this paper
• IDtrace/spl minus/a tracing tool for i486 simulation

  1994cited by this paper
• A Compact Intermediate Format for SimICS

  1994cited by this paper
• ATOM: a system for building customized program analysis tools

  1994cited by this paper
• Optimizing dynamically-dispatched calls with run-time type feedback

  1994cited by this paper
• Some Efficient Techniques for Simulating Memory

  1994cited by this paper
• Rewriting executable files to measure program behavior

  1994cited by this paper
• Personal Communications

  1994cited by this paper
• Trap-driven simulation with Tapeworm II

  1994cited by this paper
• Mable: A Technique for Efficient Machine Simulation

  1994cited by this paper
• Computer Organization & Design: The Hardware/Software Interface

  1993cited by this paper
• Computer Organization And Design: The Hardware/Software Interface

  1993cited by this paper
• The accuracy of trace-driven simulations of multiprocessors

  1993cited by this paper
• An architectural framework for supporting heterogeneous instruction-set architectures

  1993cited by this paper
• The Wisconsin Wind Tunnel: virtual prototyping of parallel computers

  1993cited by this paper
• Binary translation

  1993cited by this paper
• Cooperative shared memory

  1993cited by this paper
• Fast accurate simulation of large shared memory multiprocessors

  1993cited by this paper
• Partial Translation

  1993cited by this paper
• A Design for Efficient Simulation of a Multiprocessor

  1993cited by this paper
• A case for runtime code generation

  1993cited by this paper
• Mint Tutorial and User Manual

  1993cited by this paper
• Efficient program tracing

  1993cited by this paper
• SpixTools: Introduction and User's Manual

  1993cited by this paper
• Computer organization and design: the hardware-software interface (appendix a

  1993cited by this paper
• The Wisconsin Wind Tunnel

  1993cited by this paper
• New CPU benchmark suites from SPEC

  1992cited by this paper
• Address tracing of parallel systems via TRAPEDS

  1992cited by this paper
• Migrating a CISC computer family onto RISC via object code translation

  1992cited by this paper
• Dynascope: a tool for program directing

  1992cited by this paper
• Caching Function Results: Faster Arithmetic by Avoiding Unnecessary Computation

  1992cited by this paper
• RISC Architectures

  1992cited by this paper
• PROTEUS: a high-performance parallel-architecture simulator

  1992cited by this paper
• Address tracing for parallel machines

  1991cited by this paper
• A portable interface for on-the-fly instruction space modification

  1991cited by this paper
• Optimizing Dynamically-Typed Object-Oriented Languages With Polymorphic Inline Caches

  1991cited by this paper
• Multiprocessor Simulation and Tracing Using Tango

  1991cited by this paper
• Fast detection of memory leaks and access errors

  1991cited by this paper
• Generation and analysis of very long address traces

  1990cited by this paper
• Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers

  1990cited by this paper
• Techniques for efficient inline tracing on a shared-memory multiprocessor

  1990cited by this paper
• Multiplexed buses: the endian wars continue

  1990cited by this paper
• Some efficient architecture simulation tech-niques

  1990cited by this paper
• An efficient implementation of SELF, a dynamically-typed object-oriented language based on prototypes

  1989cited by this paper
• TRAPEDS: producing traces for multicomputers via execution driven simulation

  1989cited by this paper
• Multiprocessor cache analysis using ATUM

  1988cited by this paper
• Efficient instruction level simulation of computers

  1988cited by this paper
• The rice parallel processing testbed

  1988cited by this paper
• Extension and software development

  1988influential reference
• Mimic: a fast system/370 simulator

  1987cited by this paper
• Two-level hybrid interpreter/native code execution for combined space-time program efficiency

  1987cited by this paper
• MIPS R2000 RISC architecture

  1987cited by this paper
• Enhancement through extension: the extension interpreter

  1987cited by this paper
• Engineering a RISC Compiler System

  1986cited by this paper
• Memory coherence in shared virtual memory systems

  1986cited by this paper
• ATUM: a new technique for capturing address traces using microcode

  1986cited by this paper
• Efficient implementation of the smalltalk-80 system

  1984cited by this paper
• SIMON: a Simulator of Multicomputer Networks

  1983cited by this paper
• Smalltalk-80: The Language and Its Implementation

  1983cited by this paper
• A software high performance APL interpreter

  1979cited by this paper
• The Dynamic Incremental Compiler of APL\3000

  1979cited by this paper
• Proposal for an UNCOL

  1958cited by this paper

• TAO: Re-Thinking DL-based Microarchitecture Simulation

  2024cites this paper
• Forensic Analysis of Configuration-based Attacks

  2022cites this paper
• Removing Load/Store Helpers in Dynamic Binary Translation

  2021cites this paper
• CodeAPeel: An Integrated and Layered Learning Technology For Computer Architecture Courses

  2021cites this paper
• Analysis of Performance Overheads in DynamoRIO Binary Translator

  2020cites this paper
• Position Paper: Towards Transparent Machine Learning

  2019cites this paper
• From Hack to Elaborate Technique—A Survey on Binary Rewriting

  2019cites this paper
• Heuristics to predict and eagerly translate code in DBTs

  2019cites this paper
• Virtualization technologies for Arduino simulation

  2019cites this paper
• A Survey of Computer Architecture Simulation Techniques and Tools

  2019cites this paper
• SHIM and Its Applications

  2019cites this paper
• A Retargetable System-level DBT Hypervisor

  2019cites this paper
• InvadeSIM-A Simulation Framework for Invasive Parallel Programs and Architectures

  2019cites this paper
• New Era of Deeplearning-Based Malware Intrusion Detection: The Malware Detection and Prediction Based On Deep Learning

  2019cites this paper
• SIMULTime: Context-sensitive timing simulation on intermediate code representation for rapid platform explorations

  2019cites this paper
• Optimising Dynamic Binary Modification Across ARM Microarchitectures

  2018cites this paper
• Hardware and Software Support for Virtualization

  2017cites this paper
• Hybrid instruction set simulation for fast and accurate memory access profiling

  2017cites this paper
• Design and Implementation of ARM7 Instruction Set Based on GDB Framework

  2017cites this paper
• CPR: cross platform binary code reuse via platform independent trace program

  2017cites this paper
• On Static Binary Translation of ARM/Thumb Mixed ISA Binaries

  2017cites this paper
• Functionally and Temporally Correct Simulation for Cyber-Physical Systems

  2017cites this paper
• SimSoC: A Fast, Proven Faithful, Full System Virtual Prototyping Framework

  2017cites this paper
• Efficient cross-architecture hardware virtualisation

  2017cites this paper
• Automated generation of dynamic binary translators for instruction set simulation

  2017cites this paper
• Source-Level Performance, Energy, Reliability, Power and Thermal (PERPT) Simulation

  2017cites this paper
• NEVE: Nested Virtualization Extensions for ARM

  2017cites this paper
• Dynamic Binary Translation of VLIW Codes on Scalar Architectures

  2017cites this paper
• Multiprocessor System-on-Chip Prototyping Using Dynamic Binary Translation

  2017cites this paper
• Virtual Prototyping of Embedded Systems: Speed and Accuracy Tradeoffs

  2017cites this paper
• Translating the ARM Neon and VFP instructions in a binary translator

  2016cites this paper
• Applications of information sharing for code generation in process virtual machines

  2016cites this paper
• MIPSter32 A 32 bit MIPS Simulator

  2016cites this paper
• JIT-assisted fast-forward embedding and instrumentation to enable fast, accurate, and agile simulation

  2016cites this paper
• Spectrum-based Diagnosis for Run-time Systems

  2016cites this paper
• Efficient Memory Virtualization

  2016cites this paper
• Processor Modeling and Design Tools

  2016cites this paper
• Pydgin for RISC-V: A Fast and Productive Instruction-Set Simulator

  2016cites this paper
• Dynamic Data Shapers Optimize Performance in Dynamic Binary Optimization (DBO) Environment

  2015cites this paper
• Change Impact Analysis for Large-scale Enterprise Systems

  2015cites this paper
• Exploring Causes of Performance Overhead During Dynamic Binary Translation

  2015cites this paper
• CONSTRUCTING VERTICALLY INTEGRATED HARDWARE DESIGN METHODOLOGIES USING EMBEDDED DOMAIN-SPECIFIC LANGUAGES AND JUST-IN-TIME OPTIMIZATION

  2015cites this paper
• Optimizing Control Transfer and Memory Virtualization in Full System Emulators

  2015cites this paper
• High Speed CPU Simulation using JIT Binary Translation

  2015cites this paper
• Efficient dual-ISA support in a retargetable, asynchronous Dynamic Binary Translator

  2015cites this paper
• Experiments with property driven monitoring of C programs

  2015cites this paper
• Improving SIMD code generation in QEMU

  2015cites this paper
• Pydgin: generating fast instruction set simulators from simple architecture descriptions with meta-tracing JIT compilers

  2015cites this paper
• Combining static and dynamic approaches to model loop performance in HPC. (Combiner approches statique et dynamique pour modéliser la performance de boucles HPC)

  2015cites this paper
• Flexible software profiling of GPU architectures

  2015cites this paper
• Edinburgh Research Explorer High Speed CPU Simulation using LTU Dynamic Binary Translation

  2015cites this paper
• Computer performance microscopy with Shim

  2015cites this paper
• Simulation efficace d'architectures opérationnelles

  2014cites this paper
• Combining Static and Dynamic Impact Analysis for Large-Scale Enterprise Systems

  2014cites this paper
• HELIX: Design and synthesis of hybrid nanophotonic application-specific network-on-chip architectures

  2014cites this paper
• Manifold: A parallel simulation framework for multicore systems

  2014cites this paper
• Effizienter Einsatz von Multicore-Architekturen in der Steuerungstechnik

  2014cites this paper
• Dynamic Binary Translation on the .NET Platform

  2014cites this paper
• The hiphop virtual machine

  2014cites this paper
• Method for detecting the obfuscated malicious code based on behavior connection

  2014cites this paper
• Working Set Model for Multithreaded Programs

  2014cites this paper
• Indirect branch emulation techniques in virtual machines

  2014cites this paper
• Contributions à la traduction binaire dynamique : support du parallélisme d'instructions et génération de traducteurs optimisés. (Contributions to dynamic binary translation : instruction parallelism support and optimized translators generator)

  2014cites this paper
• PyMTL: A Unified Framework for Vertically Integrated Computer Architecture Research

  2014cites this paper
• SIMinG‐1k: A thousand‐core simulator running on general‐purpose graphical processing units

  2013cites this paper
• ASCMS: An Accurate Self-Modifying Code Cache Management Strategy in Binary Translation

  2013cites this paper
• Impact of hypervisor cache locking on performance

  2013cites this paper
• A distributed timing synchronization technique for parallel multi-core instruction-set simulation

  2013cites this paper
• A survey on cache tuning from a power/energy perspective

  2013cites this paper
• PIEtrace: Platform independent executable trace

  2013cites this paper
• Effective code discovery for ARM/Thumb mixed ISA binaries in a static binary translator

  2013cites this paper
• Compilation and Binary Editing for Performance and Security

  2013cites this paper
• Accelerating Instruction Set Emulation using Reconfigurable Hardware and Trace Based Optimization

  2013cites this paper
• Simulation Native des Systèmes Multiprocesseurs sur Puce à l'aide de la Virtualisation Assistée par le Matériel. (Native Simulation of Multiprocessor System-on-Chip using Hardware-Assisted Virtualization)

  2013cites this paper
• Técnicas de formação de regiões para projetos de máquinas virtuais eficientes

  2013cites this paper
• Transparent dynamic instrumentation

  2012cites this paper
• Performance Projections of HPC Applications on Chip Multiprocessor (CMP) Based Systems

  2012cites this paper
• VSim: Simulating multi-server setups at near native hardware speed

  2012cites this paper
• Modeling Cache Contention and Throughput of Multiprogrammed Manycore Processors

  2012cites this paper
• Improved sandboxing for java virtual machine using hybrid execution model

  2012cites this paper
• A universal parallel front-end for execution driven microarchitecture simulation

  2012influential citation
• Bringing Virtualization to the x86 Architecture with the Original VMware Workstation

  2012influential citation
• Optimizing Simulation in Multiprocessor Platforms Using Dynamic-Compiled Simulation

  2012cites this paper
• Implementação de cache no projeto ArchC

  2012cites this paper
• A Fast Accurate Interpretive Simulator Based on Shared Basic Block Cache Technique

  2012cites this paper
• E-amom: an energy-aware modeling and optimization methodology for scientific applications on multicore systems

  2012cites this paper
• Dynamic Binary Instrumentation Technology Overview

  2012cites this paper
• Efficiently parallelizing instruction set simulation of embedded multi-core processors using region-based just-in-time dynamic binary translation

  2012cites this paper
• Dynamic Binary Translation -- A Model-Driven Approach

  2012influential citation
• Predicting memcached throughput using simulation and modeling

  2012cites this paper
• Memory optimization of dynamic binary translators for embedded systems

  2012cites this paper
• Boosting Instruction Set Simulator Performance with Parallel Block Optimisation and Replacement

  2012cites this paper
• ABSTRACT, SAFE, TIMELY, AND EFFICIENT BINARY MODIFICATION

  2012cites this paper
• The multi-threaded optimization of dynamic binary translation

  2011cites this paper
• Power optimization of wireless sensor networks at design time

  2011cites this paper
• CompileCompile Trace-based Sequential JIT Compilation Compile NativeInterp Trace Interp Trace TimeMain Thread Trace-based JIT Compilation with one Concurrent JIT Compiler NativeInterp Interp Trace TimeMain Thread Interp Interp Thread 1 Compile Compile Compile Compilation Interp Interpretation Trace-

  2011cites this paper
• DYNAMIC BINARY TRANSLATION FOR EMBEDDED SYSTEMS WITH SCRATCHPAD MEMORY

  2011cites this paper
• MePoEfAr: Memory & Power Efficient Architecture for Embedded Microcontrollers

  2011cites this paper
• A high-parallelism distributed scheduling mechanism for multi-core instruction-set simulation

  2011cites this paper
• Design and Optimization of PowerPC Instruction Set Simulator

  2011cites this paper