Boosting Instruction Set Simulator Performance with Parallel Block Optimisation and Replacement

No abstract is available for this paper.

• Publication year

  2012

• Venue

  Australasian Computer Science Conference

• Publication date

  2012-01-30

• Fields of study

  Computer Science, Engineering

• Identifiers

  No identifiers available.

• External record

  Open on Semantic Scholar

• Source metadata

  Semantic Scholar

• No claims are published for this paper.

• No concepts are published for this paper.

• Scalable multi-core simulation using parallel dynamic binary translation

  2011influential reference
• Dynamically Translating x86 to LLVM using QEMU

  2010influential reference
• CFS Optimizations to KVM Threads on Multi-Core Environment

  2009cited by this paper
• VirtualBox: bits and bytes masquerading as machines

  2008cited by this paper
• FaCSim: a fast and cycle-accurate architecture simulator for embedded systems

  2008cited by this paper
• Hardware/Software Codesign

  2008cited by this paper
• Dynamic compilation: the benefits of early investing

  2007influential reference
• A multiprocessing approach to accelerate retargetable and portable dynamic-compiled instruction-set simulation

  2006influential reference
• A comparison of software and hardware techniques for x86 virtualization

  2006influential reference
• Constructing virtual architectures on a tiled processor

  2006influential reference
• The Jikes Research Virtual Machine project: Building an open-source research community

  2005cited by this paper
• QEMU, a Fast and Portable Dynamic Translator

  2005influential reference
• A Survey of Adaptive Optimization in Virtual Machines

  2005cited by this paper
• RIFLE: An Architectural Framework for User-Centric Information-Flow Security

  2004cited by this paper
• LLVM: a compilation framework for lifelong program analysis & transformation

  2004cited by this paper
• An infrastructure for adaptive dynamic optimization

  2003influential reference
• Hardware-software codesign

  2002cited by this paper
• Simics: A Full System Simulation Platform

  2002cited by this paper
• FX!32 a profile-directed binary translator

  1998cited by this paper
• Hardware/software co-design

  1996cited by this paper
• Embra: fast and flexible machine simulation

  1996cited by this paper
• Shade: a fast instruction-set simulator for execution profiling

  1994cited by this paper
• Software---Practice And Experience

  1988cited by this paper

• ARINC653 Channel Robustness Verification Using LeonViP-MC, a LEON4 Multicore Virtual Platform

  2021cites this paper
• Atomic Instruction Translation Towards A Multi-Threaded QEMU

  2016cites this paper
• High Speed Cycle-Accurate Processor Simulation Through Ahead of Time Compilation

  2016cites this paper