Splash-3: A properly synchronized benchmark suite for contemporary research

No abstract is available for this paper.

• Publication year

  2016

• Venue

  IEEE International Symposium on Performance Analysis of Systems and Software

• Publication date

  2016-04-17

• Fields of study

  Computer Science, Engineering

• Identifiers
  DOI 10.1109/ISPASS.2016.7482078
• External record

  Open on Semantic Scholar

• Source metadata

  Semantic Scholar

• No claims are published for this paper.

• No concepts are published for this paper.

• How to Make a Multiprocessor Computer That Correctly Executes Multiprocess Programs

  2016cited by this paper
• Fast&Furious: A Tool for Detecting Covert Racing

  2015influential reference
• International Organization for Standardization

  2014cited by this paper
• The Java Language Specification, Java SE 8 Edition

  2013cited by this paper
• A Primer on Memory Consistency and Cache Coherence

  2012cited by this paper
• How to Miscompile Programs with "Benign" Data Races

  2011cited by this paper
• Mathematizing C++ concurrency

  2011cited by this paper
• You don't know jack about shared variables or memory models

  2011cited by this paper
• A Better x86 Memory Model: x86-TSO

  2009influential reference
• GARNET: A detailed on-chip network model inside a full-system simulator

  2009cited by this paper
• How to simulate 1000 cores

  2009cited by this paper
• The PARSEC benchmark suite: Characterization and architectural implications

  2008cited by this paper
• HP Laboratories

  2006cited by this paper
• Multifacet's general execution-driven multiprocessor simulator (GEMS) toolset

  2005cited by this paper
• Pin: building customized program analysis tools with dynamic instrumentation

  2005cited by this paper
• Variability in architectural simulations of multi-threaded workloads

  2003cited by this paper
• ARM Architecture Reference Manual

  2001cited by this paper
• Information technology — Programming Languages — Ada

  2001cited by this paper
• The Java Language Specification

  1996cited by this paper
• The SPLASH-2 programs: characterization and methodological considerations

  1995cited by this paper
• The Stanford Dash multiprocessor

  1992cited by this paper
• Sufficient Conditions for Implementing theData-Race-Free-1 Memory Model, *

  1992cited by this paper
• Memory consistency and event ordering in scalable shared-memory multiprocessors

  1990cited by this paper
• Weak ordering-a new definition

  1990influential reference
• Monitors

  1974cited by this paper
• A Brief History

  1957cited by this paper

• Hydra: Robust Hardware-Assisted Malware Detection

  2026cites this paper
• Rhea: a Framework for Fast Design and Validation of RTL Cache-Coherent Memory Subsystems

  2025cites this paper
• Traffic Patterns in Networks-on-Chip: A Survey

  2025influential citation
• Enhancing Program Analysis with Deterministic Distinguishable Calling Context

  2025cites this paper
• SkyByte: Architecting an Efficient Memory-Semantic CXL-based SSD with OS and Hardware Co-design

  2025cites this paper
• DeCOS: Data-Efficient Reinforcement Learning for Compiler Optimization Selection Ignited by LLM

  2025cites this paper
• Precise characterization of coherence activity in multicores using gem5

  2025cites this paper
• Exploring multi-level cache prefetching for fabric attached memory

  2025cites this paper
• FastFlip: Compositional SDC Resiliency Analysis

  2025cites this paper
• An Aging-Aware Early Cache Eviction Strategy to Enhance Static Random-Access Memory Cells’ Lifetime

  2025cites this paper
• Consistency-Aware and Predictable Memory Processing for Safety-Critical Out-of-Order Multicores

  2025cites this paper
• Waferscale Silicon Photonics Systems: A Cost-Benefit Analysis and Optimization

  2025cites this paper
• Exploring DRAM Cache Prefetching for Pooled Memory

  2024cites this paper
• Soft Error Resilience at Near-Zero Cost

  2024influential citation
• FastFlip: Compositional Error Injection Analysis

  2024influential citation
• SCNoCs: An Adaptive Heterogeneous Multi-NoC with Selective Compression and Power Gating

  2024cites this paper
• A Framework for Explainable, Comprehensive, and Customizable Memory-Centric Workloads

  2024cites this paper
• Page size exploration for RISC-V systems: the case for HPC

  2024cites this paper
• Contention aware DRAM caching for CXL-enabled pooled memory

  2024cites this paper
• LightWSP: Whole-System Persistence on the Cheap

  2024cites this paper
• A First Exploration of Fine-Grain Coherence for Integrity Metadata

  2024cites this paper
• Performance Impact of Removing Data Races from GPU Graph Analytics Programs

  2024cites this paper
• High Performance and Predictable Shared Last-level Cache for Safety-Critical Systems

  2024cites this paper
• Compiler-Directed Whole-System Persistence

  2024cites this paper
• Culsans: An Efficient Snoop-based Coherency Unit for the CVA6 Open Source RISC-V application processor

  2024cites this paper
• Exclusive Hierarchies for Predictable Sharing in Last-Level Cache

  2024cites this paper
• Lavender: An Efficient Resource Partitioning Framework for Large-Scale Job Colocation

  2024influential citation
• ZeroCost-LLC: Shared LLCs at No Cost to WCL

  2023influential citation
• A Study on the Performance Implications of AArch64 Atomics

  2023cites this paper
• DISCO: Time-Compositional Cache Coherence for Multi-Core Real-Time Embedded Systems

  2023cites this paper
• Seamlessly Safeguarding Data Against Ransomware Attacks

  2023cites this paper
• Speed-Oblivious Online Scheduling: Knowing (Precise) Speeds is not Necessary

  2023influential citation
• AArch64 Atomics: Might They Be Harming Your Performance?

  2023cites this paper
• CELLO: Compiler-Assisted Efficient Load-Load Ordering in Data-Race-Free Regions

  2023influential citation
• Persistent Processor Architecture

  2023influential citation
• A Practical Approach For Workload-Aware Data Movement in Disaggregated Memory Systems

  2023cites this paper
• Breaking On-Chip Communication Anonymity Using Flow Correlation Attacks

  2023cites this paper
• DRackSim: Simulating CXL-enabled Large-Scale Disaggregated Memory Systems

  2023cites this paper
• Overcoming the Memory Wall with CXL-Enabled SSDs

  2023cites this paper
• Redwood: Flexible and Portable Heterogeneous Tree Traversal Workloads

  2023cites this paper
• DynAMO: Improving Parallelism Through Dynamic Placement of Atomic Memory Operations

  2023cites this paper
• Tracking Coherence-Related Contention Delays in Real-Time Multicore Systems

  2023influential citation
• DRackSim: Simulator for Rack-scale Memory Disaggregation

  2023cites this paper
• Splash-4: A Modern Benchmark Suite with Lock-Free Constructs

  2022cites this paper
• Approximation Opportunities in Edge Computing Hardware: A Systematic Literature Review

  2022cites this paper
• The BlackParrot BedRock Cache Coherence System

  2022influential citation
• Evaluating Emerging CXL-enabled Memory Pooling for HPC Systems

  2022cites this paper
• Improving the Security and Programmability of Persistent Memory Objects

  2022cites this paper
• Predictably and Efficiently Integrating COTS Cache Coherence in Real-Time Systems

  2022cites this paper
• Parallelism-Aware High-Performance Cache Coherence with Tight Latency Bounds

  2022cites this paper
• Fast and Accurate Statistical Simulation of Shared-Memory Applications on Multicore Systems

  2022cites this paper
• An FPGA-based Approach to Evaluate Thermal and Resource Management Strategies of Many-core Processors

  2022cites this paper
• Capri: Compiler and Architecture Support for Whole-System Persistence

  2022cites this paper
• RT-Bench: an Extensible Benchmark Framework for the Analysis and Management of Real-Time Applications

  2022influential citation
• Persistent Memory Objects: Fast and Easy Crash Consistency for Persistent Memory

  2022cites this paper
• Free atomics: hardware atomic operations without fences

  2022influential citation
• Improving HPC System Throughput and Response Time using Memory Disaggregation

  2021cites this paper
• WiDir: A Wireless-Enabled Directory Cache Coherence Protocol

  2021influential citation
• Only Relative Speed Matters

  2021cites this paper
• TSOPER: Efficient Coherence-Based Strict Persistency

  2021influential citation
• Intelligent colocation of HPC workloads

  2021cites this paper
• Loop Parallelization using Dynamic Commutativity Analysis

  2021cites this paper
• Splash-4: Improving Scalability with Lock-Free Constructs

  2021cites this paper
• CLD: An Accurate, Cost-Effective and Scalable Run-Time Cache Leakage Detector

  2021cites this paper
• ITSLF: Inter-Thread Store-to-Load Forwardingin Simultaneous Multithreading

  2021influential citation
• Turnpike: Lightweight Soft Error Resilience for In-Order Cores

  2021cites this paper
• Invalidate or Update? Revisiting Coherence for Tomorrow's Cache Hierarchies

  2021cites this paper
• Scientific machine learning benchmarks

  2021cites this paper
• ILLIXR: Enabling End-to-End Extended Reality Research

  2021cites this paper
• No Coherence? No Problem! Virtual Shared Memory for MPSoCs

  2021cites this paper
• An efficient cache flat storage organization for multithreaded workloads for low power processors

  2020cites this paper
• Contention-aware application performance prediction for disaggregated memory systems

  2020cites this paper
• The Best of All Worlds: Improving Predictability at the Performance of Conventional Coherence with No Protocol Modifications

  2020cites this paper
• Optimizing Trace Tool-overhead for Lock-Intensive Multi-threaded Parallel Applications

  2020influential citation
• The search‐based scheduling algorithm HP* for parallel tasks on heterogeneous platforms

  2020cites this paper
• Speculative Enforcement of Store Atomicity

  2020influential citation
• Regional Out-of-Order Writes in Total Store Order

  2020cites this paper
• Semi-automatic validation of cycle-accurate simulation infrastructures: The case for gem5-x86

  2020influential citation
• Reexamining Direct Cache Access to Optimize I/O Intensive Applications for Multi-hundred-gigabit Networks

  2020cites this paper
• Discriminative Coherence: Balancing Performance and Latency Bounds in Data-Sharing Multi-Core Real-Time Systems

  2020cites this paper
• TANDEM: A Taxonomy and a Dataset of Real-World Performance Bugs

  2020cites this paper
• Exploring Extended Reality with ILLIXR: A New Playground for Architecture Research

  2020cites this paper
• PageSeer: Using Page Walks to Trigger Page Swaps in Hybrid Memory Systems

  2019cites this paper
• Search-Based Scheduling for Parallel Tasks on Heterogeneous Platforms

  2019cites this paper
• Intelligent Colocation of Workloads for Enhanced Server Efficiency

  2019influential citation
• Approximate computing for multithreaded programs in shared memory architectures

  2019influential citation
• Tools and workloads for many-core computing

  2019cites this paper
• Way Combination for an Adaptive and Scalable Coherence Directory

  2019influential citation
• FAB: Framework for Analyzing Benchmarks

  2019influential citation
• Contiguity Representation in Page Table for Memory Management Units

  2019cites this paper
• Application of Daedal in Huawei’s Base Station Scheduler and Enlargement of Extended Data-Race-Free Regions through Conflict Isolation

  2018cites this paper
• Fast and Accurate Performance Analysis of Synchronization

  2018influential citation
• dReDBox: A Disaggregated Architectural Perspective for Data Centers

  2018cites this paper
• Temporal Decoupling – Are “Fast” and “Correct” Mutually Exclusive?

  2018influential citation
• A Compiler Technique for Processor-Wide Protection From Soft Errors in Multithreaded Environments

  2018cites this paper
• A high-level model for exploring multi-core architectures

  2018cites this paper
• Exploring and Optimizing Chipkill-Correct for Persistent Memory Based on High-Density NVRAMs

  2018cites this paper
• Analysis and Modeling of Resource Contention Effects based on Benchmark Applications

  2018cites this paper
• The Superfluous Load Queue

  2018influential citation
• Automatic Detection of Large Extended Data-Race-Free Regions with Conflict Isolation

  2018cites this paper