32-bit cyclic redundancy codes for Internet applications

No abstract is available for this paper.

• Publication year

  2002

• Venue

  Proceedings : International Conference on Dependable Systems and Networks

• Publication date

  2002-06-23

• Fields of study

  Computer Science

• Identifiers
  DOI 10.1109/DSN.2002.1028931
• External record

  Open on Semantic Scholar

• Source metadata

  Semantic Scholar

• No claims are published for this paper.

• No concepts are published for this paper.

• When the CRC and TCP checksum disagree

  2000cited by this paper
• Applied Coding and Information Theory for Engineers

  1998cited by this paper
• Optimization of cyclic redundancy-check codes with 24 and 32 parity bits

  1993cited by this paper
• On the Undetected Error Probability for Shortened Hamming Codes

  1985cited by this paper
• Error-Correcting Codes.

  1962cited by this paper

• Design and implementation of a UDP-based command interface for the INO ICAL experiment

  2025cites this paper
• Leveraging Machine Learning for CRC Diagnostic Coverage Estimation

  2025influential citation
• Hardware Efficient CRC Algorithm for 5G-NR

  2025cites this paper
• Development of a Proprietary UART Protocol for Reliable Communication Between Microcontrollers Overloaded with Parallel Processing Functions

  2025influential citation
• Dabih - Encrypted Data Storage and Sharing Platform

  2024cites this paper
• Is It Time to Upgrade From CRC-32?

  2024cites this paper
• Wireless Safe Data Transmission Protocol Links for Railway Applications

  2024cites this paper
• Hybrid FSO/Sub-THz-Based Vertical Networks for Internet of Vehicles

  2024cites this paper
• Big Data, Transmission Errors, and the Internet

  2023cites this paper
• Contribution to the Quasigroup Based Error-Detecting Code

  2023cites this paper
• A powerful heuristic method for generating efficient database systems

  2023cites this paper
• Analysis of Linux-PRNG (Pseudo Random Number Generator)

  2023cites this paper
• Implementation of Table-Based Cyclic Redundancy Check (CRC-32) for Gigabit Ethernet Applications

  2023cites this paper
• Combined CRC and Bit Framing for Enhanced Error Detection

  2023cites this paper
• MAFIA: Protecting the Microarchitecture of Embedded Systems Against Fault Injection Attacks

  2023cites this paper
• Classical and quantum cyclic redundancy check codes

  2023cites this paper
• A better hash method for high-fidelity Monte Carlo simulations on nuclear reactors

  2023cites this paper
• Timespan-based Backscatter Using a Single COTS Receiver

  2023cites this paper
• Design and Performance Analysis of MCPC and P4 Waveforms for OFDM based Radar System

  2023cites this paper
• Compiler-Implemented Differential Checksums: Effective Detection and Correction of Transient and Permanent Memory Errors

  2023cites this paper
• Cyclic Redundancy Checks and Error Detection

  2022cites this paper
• Quality-diversity in dissimilarity spaces

  2022cites this paper
• CRC Error Detection for CAN XL

  2022cites this paper
• Safety Layer Techniques in Wireless Links under Severe Fading

  2022cites this paper
• CRC-Based Correction of Multiple Errors Using an Optimized Lookup Table

  2022cites this paper
• Calculation of the detection properties in the binary symmetrical channel

  2021cites this paper
• INVEST: Flow-based Traffic Volume Estimation in Data-plane Programmable Networks

  2021cites this paper
• Dependability Aspects in Configurable Embedded Operating Systems

  2020influential citation
• BSRNG: A High Throughput Parallel BitSliced Approach for Random Number Generators

  2020cites this paper
• Addressing multi-bit errors in DRAM/memory subsystem

  2020influential citation
• Real-Time Replica Consistency over Ethernet with Reliability Bounds

  2020influential citation
• Scheme for periodical concurrent fault detection in parallel CRC circuits

  2020cites this paper
• Analysis of VLSI architecture in computerized information transmission using hamming code algorithm

  2020cites this paper
• Overhead Interspersing of Redundancy Bits Reduction Algorithm by Enhanced Error Detection Correction Code

  2019cites this paper
• High-performance Cryptographically Secure Pseudo-random Number Generation via Bitslicing

  2019cites this paper
• Generating High Quality Random Numbers: A High Throughput Parallel Bitsliced Approach.

  2019cites this paper
• A visual pipeline using networks of spiking neurons

  2019cites this paper
• ONTAS: Flexible and Scalable Online Network Traffic Anonymization System

  2019cites this paper
• The Study of Implementations of CRCs Algorithms

  2019cites this paper
• Layer 2 Packet Authentication for IoT Sensor Networks

  2019influential citation
• Design and analysis of IPAL for ultra low power CRC architecture for applications in IoT based systems

  2019cites this paper
• Safe Communication for Railway Transport Using the Example of Axle Counter

  2019cites this paper
• Adding fault tolerance to a flexible real-time Ethernet network for embedded systems

  2019cites this paper
• Optimizing the Performance of Clouds Using Hash Codes in Apache Hadoop and Spark

  2019cites this paper
• Addressing multiple bit/symbol errors in DRAM subsystem

  2019cites this paper
• Security Protocols for Networks and Internet: A Global Vision

  2018cites this paper
• The study of implementations of CRC32 algorithms

  2018cites this paper
• Communication Design of Low Residual Error Probability Based on Function Safety

  2018cites this paper
• A Review and Application of Integrity Techniques for Securing FPGA-based Designs

  2018cites this paper
• Dependable Non-Volatile Memory

  2018cites this paper
• New Heuristic Model for Optimal CRC Polynomial

  2017cites this paper
• Correcting Detectable Uncorrectable Errors in Memory

  2017cites this paper
• A Proposed Byzantine Fault-Tolerant Voting Architecture using Time-Triggered Ethernet

  2017cites this paper
• Area, Throughput, and Power Trade-Offs for FPGA- and ASIC-Based Execution Stream Compression

  2017cites this paper
• Multisource Keyword Extraction and Graph Construction for Privacy Preservation

  2017cites this paper
• Application-Based Fault Tolerance Techniques for Fully Protecting Sparse Matrix Solvers

  2017cites this paper
• Validating the Correctness of Outsourced Computational Tasks Using Pseudorandom Number Generators

  2017cites this paper
• Aufbau und Signale eines Software Defined Radio-Systems

  2017cites this paper
• Penggunaan Metode Cyclic Redundancy Check 32 (CRC32) Sebagai Pendeteksian Kerusakan File Dokumen

  2017cites this paper
• Algorithms for the Capacitated Planned Maintenance Problem

  2017cites this paper
• Development of a reduction algorithm for CAN frame bits

  2017cites this paper
• Method of Filtering Tables Design for Ultra-fast Switching for Systems with Limited Resources

  2017cites this paper
• Data Sharing Based on Error-Correcting Codes

  2017influential citation
• Early detection using CRC precoding and polar codes for low latency communications

  2017cites this paper
• Architectural Techniques to Enable Reliable and Scalable Memory Systems

  2017cites this paper
• Compiler techniques to reduce the synchronization overhead of GPU redundant multithreading

  2017cites this paper
• CrossCheck: A Holistic Approach for Tolerating Crash-Faults and Arbitrary Failures

  2016cites this paper
• Large-scale electrophysiology acquisition, storage, and analysis

  2016cites this paper
• UTILIZATION OF HIGH-SPEED DSP ALGORITHMS OF CYCLIC REDUNDANCY CHECKING (CRC-15) ENCODER AND DECODER FOR CONTROLLER AREA NETWORK

  2016cites this paper
• Formal reliability analysis of switched Ethernet automotive networks under transient transmission errors

  2016cites this paper
• Utilization of DSP algorithms for Cyclic Redundancy Checking (CRC) in Controller Area Network (CAN) controller

  2016cites this paper
• CRC-Based Memory Reliability for Task-Parallel HPC Applications

  2016cites this paper
• FPGA implementation of hamming code for increasing the frame rate of CAN communication

  2016cites this paper
• Bounding error detection latency in safety critical systems with enhanced Execution Fingerprinting

  2016cites this paper
• Using DSP Algorithms for CRC in a CAN Controller

  2016cites this paper
• CHARACTERIZATION OF CODES OF IDEALS OF THE POLYNOMIAL RING

  2016cites this paper
• New considerations for SIL verification of functional safety fieldbus communication

  2016cites this paper
• Enhancing Real-time Embedded Image Processing Robustness on Reconfigurable Devices for Critical Applications

  2016cites this paper
• Software Implementation Research of CRC Computation Algorithms Compatible with PKZIP, WINRAR, ETHERNET

  2016cites this paper
• Citadel

  2016cites this paper
• Implementation of an Enhanced-Hamming Code Method for CAN Communication to Reduce the Frame Bits

  2016cites this paper
• Evaluating Hamming Distance as a Metric for the Detection of CRC-based Side-channel Communications in MANETs

  2016cites this paper
• Performance Analysis of Modified SHA-3☆

  2016cites this paper
• Reliability for exascale computing : system modelling and error mitigation for task-parallel HPC applications

  2016cites this paper
• In-Vehicle Networks Outlook: Achievements and Challenges

  2016cites this paper
• Ternary cyclic redundancy check by a new hardware-friendly ternary operator

  2016cites this paper
• Building a Reliable Storage Stack

  2016cites this paper
• IMPROVED PERFORMANCE OF HYBRID ALGORITHM FOR 3G – WIFIOFFLOAD NETWORKS

  2016cites this paper
• Security analysis for pseudo-random number generators

  2015cites this paper
• Detection of Side-Channel Communication in a Mobile Ad-Hoc Network Environment Using the Hamming Distance Metric

  2015influential citation
• Design and Application Considerations for User-Programmable Bits Over Protection Channels

  2015cites this paper
• A qualitative comparison of FlexRay and Ethernet in vehicle networks

  2015influential citation
• Convolutional-Code-Specific CRC Code Design

  2015cites this paper
• Configurable CRC Error Detection Model for Performance Analysis of Polynomial: Case Study for the 32-Bits Ethernet Protocol

  2015influential citation
• A portable open-source controller for safe Dynamic Partial Reconfiguration on Xilinx FPGAs

  2015cites this paper
• Partitioned successive-cancellation list decoding of polar codes

  2015cites this paper
• Detection of Side-Channel Communication in a MANET Environment

  2015cites this paper
• An improved CRC coding approach for Raptor code

  2015cites this paper
• Quasigroup Redundancy Check Codes For Safety-Critical Systems

  2015cites this paper
• Generalized parallel CRC computation on FPGA

  2015cites this paper