A 3.3 V 32 Mb NAND flash memory with incremental step pulse programming scheme

No abstract is available for this paper.

• Publication year

  1995

• Venue

  IEEE International Solid-State Circuits Conference

• Publication date

  1995-02-15

• Fields of study

  Materials Science, Computer Science, Engineering

• Identifiers
  DOI 10.1109/ISSCC.1995.535460
• External record

  Open on Semantic Scholar

• Source metadata

  Semantic Scholar

• No claims are published for this paper.

• No concepts are published for this paper.

• A 34 Mb 3.3 V serial flash EEPROM for solid-state disk applications

  1995cited by this paper
• High-Speed Programming and Program-Verify Methods Suitable for Low-Voltage Flash Memories

  1994cited by this paper
• A quick intelligent program architecture for 3 V-only NAND-EEPROMs

  1992cited by this paper
• A 2.3 mu m/sup 2/ memory cell structure for 16 Mb NAND EEPROMs

  1990cited by this paper
• An experimental 4 Mb CMOS EEPROM with a NAND structured cell

  1989cited by this paper
• An experimental 4-Mbit CMOS EEPROM with a NAND-structured cell

  1989cited by this paper

• Dual-Doped Cylindrical Bit-Line Pad for High-Efficiency Bulk Erase in V-NAND Flash

  2026cites this paper
• Intelligent Read Framework With Meta-Learning for NAND Flash Memory Under Process Variation

  2026cites this paper
• N-DIPPER: A Distributed Inter-Die Peak Power Management Network for Nand Systems

  2026cites this paper
• Recent Progress and Opportunities in Oxide Semiconductor Devices for In‐Memory and Neuromorphic Computing

  2025cites this paper
• Multilevel NAND flash memories with superposition modulation: A non-orthogonal multi-user communication perspective

  2025cites this paper
• Noise-Tolerant CIM-DNNs Explained

  2025cites this paper
• REIS: A High-Performance and Energy-Efficient Retrieval System with In-Storage Processing

  2025cites this paper
• Middle Interlayer Engineered Ferroelectric NAND Flash Overcoming Reliability and Stability Bottlenecks for Next‐Generation High‐Density Storage Systems

  2025cites this paper
• NV-APP: Invalid Programming Performance Improved No-Verify and Adaptive Pulse Programming Scheme for 3-D QLC nand Flash

  2025influential citation
• Ferroelectric transistors for low-power NAND flash memory

  2025cites this paper
• Hafnia-based Ferroelectric Computer Vision System with Artificial Synaptic Array

  2025cites this paper
• MASan: A Multi-Pass-Aware Sanitization Mechanism for High-Density SSDs

  2025cites this paper
• MoS2 Channel‐Enhanced High‐Density Charge Trap Flash Memory and Machine Learning‐Assisted Sensing Methodologies for Memory‐Centric Computing Systems

  2025cites this paper
• Device-Level Optimization Techniques for Solid-State Drives: A Survey

  2025cites this paper
• 2C-Ternary Content Addressable Memory in Memcapacitor Crossbar Array with NAND Flash Structure.

  2025cites this paper
• Dynamic pass bias control for temperature-resilient neural networks using vertical NAND flash memory

  2025cites this paper
• Vertical NAND flash memory-based matrix-matrix multiplication scheme for energy-efficient attention score computation

  2025cites this paper
• Physical Unclonable Function With Enlarged String Current Variation in NAND Flash Array by WL Selection Scheme

  2025cites this paper
• First Demonstration of Double-Gated Ferroelectric Field-Effect-Transistor With TiO₂ Channel for Multi-Level Storage

  2025cites this paper
• Quantizing for Noisy Flash Memory Channels

  2025cites this paper
• Low-Voltage Multi-Level Flash Memory Based on Intra-Float-Gate Charge Transfer

  2025cites this paper
• A Novel Mixed-Signal Flash-based Finite Impulse Response (FFIR) Filter for IoT Applications

  2025cites this paper
• Paving the Way for Pass Disturb Free Vertical NAND Storage via A Dedicated and String-Compatible Pass Gate

  2024cites this paper
• Reliability Improvement in Vertical NAND Flash Cells Using Adaptive Incremental Step Pulse Programming (A-ISPP) and Incremental Step Pulse Erasing (ISPE)

  2024cites this paper
• A Mixed-Signal Quantized Neural Network Accelerator Using Flash Transistors

  2024cites this paper
• On-Chip Learning in Vertical NAND Flash Memory Using Forward–Forward Algorithm

  2024cites this paper
• Optimization of Programming Pulse Shape for Vertical NAND Flash Memory Using Neural Networks

  2024cites this paper
• Coupling-Free Readout Scheme for Memcapacitors With NAND Flash Structure

  2024cites this paper
• Low‐Power Charge Trap Flash Memory with MoS2 Channel for High‐Density In‐Memory Computing

  2024cites this paper
• NORNS: Three Guides for Efficient Automatic Post-Fabrication Optimization of Modern NAND Flash Memory

  2024cites this paper
• Improving the Sustainability of Solid-State Drives by Prolonging Lifetime

  2024cites this paper
• Midas Touch: Invalid-Data Assisted Reliability and Performance Boost for 3d High-Density Flash

  2024cites this paper
• DIR: Dynamic Request Interleaving for Improving the Read Performance of Aged Solid-State Drives

  2024cites this paper
• System Support for Environmentally Sustainable Computing in Data Centers

  2024cites this paper
• TT-CIM: Tensor Train Decomposition for Neural Network in RRAM-Based Compute-in-Memory Systems

  2024cites this paper
• HAIPO: Hybrid AI Algorithm-Based Post-Fabrication Optimization for Modern 3D NAND Flash Memory

  2024cites this paper
• CDS: Coupled Data Storage to Enhance Read Performance of 3D TLC NAND Flash Memory

  2024cites this paper
• A Study of Pulsed-Charging Methods for Floating Gate MOSFETs Designed for Radiation Measurements

  2024cites this paper
• A Digital Low Dropout (LDO) Voltage Regulator Using Pseudoflash Transistors

  2023cites this paper
• Bidirectional Precharge and Negative Bias Scheme for Program Disturbance Suppression in 3-D NAND Flash Memory

  2023cites this paper
• Quantitative analysis of irregular channel shape effects on charge-trapping efficiency using massive 3D NAND data

  2023cites this paper
• Memcapacitor Crossbar Array with Charge Trap NAND Flash Structure for Neuromorphic Computing

  2023cites this paper
• Polysilicon-Channel Synaptic Transistors for Implementation of Short- and Long-Term Memory Characteristics

  2023cites this paper
• SSD Multi-Level Parallel Garbage Collection

  2023cites this paper
• Memristor Crossbar Circuits Implementing Equilibrium Propagation for On-Device Learning

  2023cites this paper
• An ultra-high-density and energy-efficient content addressable memory design based on 3D-NAND flash

  2023cites this paper
• Investigation of Program Efficiency Overshoot in 3D Vertical Channel NAND Flash with Randomly Distributed Traps

  2023cites this paper
• The bottom of the memory hierarchy: Semiconductor and DNA data storage

  2023cites this paper
• A Review of Program disturb of 3D NAND Flash Memory

  2023cites this paper
• A Novel Pseudo-Flash Based Digital Low Dropout (LDO) Voltage Regulator

  2023cites this paper
• Enhancement of ISPP Efficiency Using Neural Network-Based Optimization of 3-D NAND Cell

  2023cites this paper
• Nitrogen-Oxyanion-Doped HfO2 Resistive Random-Access Memory With Chemically Enhanced Forming

  2023cites this paper
• Tunable Multilevel Gate Oxide Capacitance and Flat‐Band Voltage Shift Characteristics by Filament Formation in Double‐Floating‐Gate Metal–Oxide–Semiconductor Capacitors

  2023cites this paper
• Analog Tuning of Floating-Gate Cells with Sub-Elementary Charge Accuracy for In-Memory Computing Applications

  2023cites this paper
• MGC: Multiple-Gray-Code for 3D NAND Flash based High-Density SSDs

  2023cites this paper
• Improved Ispp Scheme for Narrow Threshold Voltage Distribution in 3-D Nand Flash Memory

  2023cites this paper
• Neural Modulation for Flash Memory: An Unsupervised Learning Framework for Improved Reliability

  2023cites this paper
• Holistic Optimization of Trap Distribution for Performance/Reliability in 3-D NAND Flash Using Machine Learning

  2023cites this paper
• Channel Modeling and Quantization Design for 3D NAND Flash Memory

  2023cites this paper
• Area-Efficient Mapping of Convolutional Neural Networks to Memristor Crossbars Using Sub-Image Partitioning

  2023cites this paper
• Iterative Programming of Noisy Memory Cells

  2022cites this paper
• A Flash-based Digital to Analog Converter for Low Power Applications

  2022cites this paper
• Charge-Trap based VMM design compensated for non-linearity through Reference Read

  2022cites this paper
• Flash-Cosmos: In-Flash Bulk Bitwise Operations Using Inherent Computation Capability of NAND Flash Memory

  2022cites this paper
• Nonvolatile memory characteristics associated with oxygen ion exchange in thin-film transistors with indium-zinc oxide channel and HfO2-x gate oxide

  2022cites this paper
• Quantization, training, parasitic resistance correction, and programming techniques of memristor-crossbar neural networks for edge intelligence

  2022cites this paper
• Quad-Level Cell Switching with Excellent Reliability in TiN/AlOx:Ti/TaOx/TiN Memory Device

  2022cites this paper
• On enduring more data through enabling page rewrite capability on multi-level-cell flash memory

  2022cites this paper
• Dynamic write-voltage design and read-voltage optimization for MLC NAND flash memory

  2022cites this paper
• Time domain analog neuromorphic engine based on high-density non-volatile memory in single-poly CMOS

  2022cites this paper
• Review of ferroelectric field‐effect transistors for three‐dimensional storage applications

  2021cites this paper
• A Nonuniform Reference Voltage Optimization Based on Relative-Precision-Loss Ratios in MLC NAND Flash Memory

  2021cites this paper
• Assessing the Role of Program Suspend Operation in 3D NAND Flash Based Solid State Drives

  2021cites this paper
• Reliability of SSDs in Enterprise Storage Systems

  2021cites this paper
• Artificial mechanoreceptor based on van der Waals stacking structure

  2021cites this paper
• BenchCouncil Transactions on Benchmarks, Standards and Evaluations

  2021cites this paper
• Adaptive Pulse Programming Scheme for Improving the Vth Distribution and Program Performance in 3D NAND Flash Memory

  2021cites this paper
• Machine Learning for LLR Estimation in Flash Memory With LDPC Codes

  2021cites this paper
• Benchmarking for observability: The case of diagnosing storage failures

  2021cites this paper
• Ceria-Based Abrasive Composite to Improve MRR of SiO2 in 3D-NAND

  2021cites this paper
• Aging Capacitor Supported Cache Management Scheme for Solid-State Drives

  2020cites this paper
• Designing a bidirectional, adaptive neural interface incorporating machine learning capabilities and memristor-enhanced hardware

  2020cites this paper
• Origin of Incremental Step Pulse Programming (ISPP) slope degradation in charge trap nitride based multi-layer 3D NAND flash

  2020cites this paper
• A Preliminary Study: Towards Parallel Garbage Collection for NAND Flash-Based SSDs

  2020cites this paper
• Transient program operation model considering distribution of electrons in 3D NAND flash memories

  2020cites this paper
• Modeling and Simulation of NAND Flash Memory Sensing Systems with Cell-to-Cell Vth Variations

  2020cites this paper
• A Low-Cost Improved Method of Raw Bit Error Rate Estimation for NAND Flash Memory of High Storage Density

  2020cites this paper
• FPGA-based reliability testing and analysis for 3D NAND flash memory

  2020cites this paper
• Extraction of Device Fingerprints Using Built-in Erase-Suspend Operation of Flash Memory Devices

  2020cites this paper
• Efficient and Robust Spike-Driven Deep Convolutional Neural Networks Based on NOR Flash Computing Array

  2020cites this paper
• Need for a Deeper Cross-Layer Optimization for Dense NAND SSD to Improve Read Performance of Big Data Applications: A Case for Melded Pages

  2020cites this paper
• On Failure Diagnosis of the Storage Stack

  2020cites this paper
• CeSR + Assisted LDPC: A Holistic Strategy to Improve MLC NAND Flash Reliability

  2020cites this paper
• DNN-aided Read-voltage Threshold Optimization for MLC Flash Memory with Finite Block Length

  2020cites this paper
• Incorporation of a bipolar incremental step pulse programming with thermal forming to reduce the forming voltage in 1T1R structure resistance random access memory

  2020cites this paper
• Evanesco: Architectural Support for Efficient Data Sanitization in Modern Flash-Based Storage Systems

  2020cites this paper
• A Management Scheme of Multi-Level Retention-Time Queues for Improving the Endurance of Flash-Memory Storage Devices

  2020cites this paper
• Optimal dummy word line condition to suppress hot carrier injection phenomenon due to the natural local self-boosting effect in 3D NAND flash memory

  2020cites this paper
• The Reliability of Modern File Systems in the face of SSD Errors

  2020cites this paper
• Adaptive Pulse Program Scheme to Improve the Vth Distribution for 3D NAND Flash

  2020cites this paper