Register allocation via hierarchical graph coloring

No abstract is available for this paper.

• Publication year

  1991

• Venue

  ACM-SIGPLAN Symposium on Programming Language Design and Implementation

• Publication date

  1991-05-01

• Fields of study

  Computer Science

• Identifiers
  DOI 10.1145/113445.113462
• External record

  Open on Semantic Scholar

• Source metadata

  Semantic Scholar

• No claims are published for this paper.

• No concepts are published for this paper.

• Register allocation via graph coloring

  1992influential reference
• The priority-based coloring approach to register allocation

  1990cited by this paper
• Spill code minimization techniques for optimizing compliers

  1989cited by this paper
• Coloring heuristics for register allocation

  1989influential reference
• An efficient method of computing static single assignment form

  1989cited by this paper
• Register allocation via clique separators

  1989cited by this paper
• Minimizing register usage penalty at procedure calls

  1988influential reference
• Register allocation in the SPUR Lisp compiler

  1986cited by this paper
• The program dependence graph and its use in optimization

  1984cited by this paper
• Register allocation by priority-based coloring

  1984cited by this paper
• Register allocation by priority-based coloring

  1984cited by this paper
• The NP-Completeness Column: An Ongoing Guide

  1982cited by this paper
• Testing flow graph reducibility

  1973cited by this paper
• Control-flow analysis

  year unknowncited by this paper

• Thesis Proposal

  2020cites this paper
• Bandwidth Slicing for Socially-Aware D2D Caching in SDN-Enabled Networks

  2018cites this paper
• Method handle optimization for the JVM instruction invokedynamic

  2017cites this paper
• Compiler assisted parallelization and optimization for multicore architecture

  2014cites this paper
• Fast weighting method for plasma PIC simulation on GPU-accelerated heterogeneous systems

  2013cites this paper
• Parallel copy motion

  2010cites this paper
• Approximations for Aligned Coloring and Spillage Minimization in Interval and Chordal Graphs

  2009cites this paper
• Towards a more principled compiler: register allocation and instruction selection revisited

  2009cites this paper
• Tuning a Priority-Based Register Allocator Using Adaptive Compilation

  2008cites this paper
• Register allocation for software pipelined multidimensional loops

  2008cites this paper
• The top-down regional register allocator for irregular register file architectures

  2008cites this paper
• Hierarchical graph color dither

  2008cites this paper
• Advances in Register Allocation Techniques

  2007cites this paper
• A compiler framework for loop nest software-pipelining

  2006cites this paper
• On the Role of Search in Generating High-Performance BLAS Libraries

  2006cites this paper
• ON THE ROLE OF SEARCH IN GENERATING

  2006cites this paper
• Register allocation for programs in SSA form

  2006cites this paper
• Compiler Optimizations for Multithreaded Multicore Network Processors

  2006cites this paper
• Register allocation for software pipelined multi-dimensional loops

  2005influential citation
• Improved Passive Splitting

  2005cites this paper
• Register Saturation in Instruction Level Parallelism

  2005cites this paper
• Revisiting Graph Coloring Register Allocation: A Study of the Chaitin-Briggs and Callahan-Koblenz Algorithms

  2005cites this paper
• A Spill Code Minimization Technique—Application in the Metrowerks StarCore C Compiler

  2004influential citation
• Bit-level and packet-level, or Pollaczec-Khintchine formulae revisited

  2004cites this paper
• A retargetable register allocation framework for embedded processors

  2004cites this paper
• Evaluating Register Assignment Strategies on Out of order Issue Superscalar Processors

  2003cites this paper
• Spill code minimization by spill code motion

  2003influential citation
• A dissertation submitted in partial satisfaction of the requirements for the degree Doctor of Philosophy in Computer Science

  2003cites this paper
• An experimental analysis of a set of compiler algorithms

  2003cites this paper
• Evaluating Register Assignment Strategies on Out of order Issue

  2003cites this paper
• Engineering a Compiler

  2003cites this paper
• Fine-Grain Stacked Register Allocation for the Itanium Architecture

  2002cites this paper
• Efficient global register allocation for minimizing energy consumption

  2002cites this paper
• FlexCC2: An Optimizing Retargetable C Compiler for DSP Processors

  2002cites this paper
• Global array reference allocation

  2002cites this paper
• Using the SGI Pro64 Open Source Compiler Infra-Structure for Teaching and Research

  2001cites this paper
• Integrated scheduling and register assignment for VLIW-DSP architectures

  2001cites this paper
• Adaptive explicitly parallel instruction computing

  2001cites this paper
• Dual-Issue Scheduling for Binary Trees with Spills and Pipelined Loads

  2001cites this paper
• Compiler Strategies for Transport Triggered Architectures

  2001cites this paper
• Optimal Register Saturation in Acyclic Superscalar and VLIW Codes

  2001cites this paper
• A Framework for Efficient Register Allocation through Selective Register Demotion

  2000cites this paper
• A Framework for Enhancing Code Quality in Limited Register Set Embedded Processors

  2000influential citation
• On local register allocation

  2000cites this paper
• Fusion-based register allocation

  2000influential citation
• Array Reference Allocation Using SSA-Form and Live Range Growth

  2000cites this paper
• Improved spill code generation for software pipelined loops

  2000cites this paper
• Region-based Register Allocation for EPIC Architectures

  2000cites this paper
• Code generation of nested loops for DSP processors with heterogeneous registers and structural pipelining

  1999cites this paper
• Combining Garbage Collection and Region Inference in The ML Kit

  1999cites this paper
• The Graph Coloring Problem: A Bibliographic Survey

  1998cites this paper
• Fast, effective code generation in a just-in-time Java compiler

  1998cites this paper
• All Structured Programs have Small Tree-Width and Good Register Allocation

  1998cites this paper
• A method for applying loop unrolling and software pipelining to instruction-level parallel architectures

  1998cites this paper
• A typed functional language for expressing register usage

  1998cites this paper
• How to build an interference graph

  1998cites this paper
• Structured Programs have Small Tree-Width and Good Register Allocation (Extended Abstract)

  1997cites this paper
• Code reuse in an optimizing compiler

  1996influential citation
• A register allocation technique using guarded PDG

  1996cites this paper
• Minimum cost interprocedural register allocation

  1996cites this paper
• Heuristics for register-constrained software pipelining

  1996cites this paper
• Program analysis for page size selection

  1996cites this paper
• Register Allocation via Hierarchical Graph Coloring

  1996influential citation
• Source-level debugging of globally optimized code

  1996cites this paper
• Region-based compilation

  1996cites this paper
• Global Register Allocation Based on Graph Fusion

  1996influential citation
• Hare: a Hierarchical Allocator for Registers in Multiple Issue Architectures

  1995cites this paper
• Storage assignment to decrease code size

  1995cites this paper
• Partial resolution in branch target buffers

  1995cites this paper
• An experimental study of several cooperative register allocation and instruction scheduling strategies

  1995cites this paper
• Register allocation sensitive region scheduling

  1995cites this paper
• GURRR: a global unified resource requirements representation

  1995cites this paper
• Register allocation and phase interactions in retargetable optimizing compilers

  1994cites this paper
• Register allocation over the program dependence graph

  1994cites this paper
• Accurate static estimators for program optimization

  1994cites this paper
• Storage design and retrieval of continuous multimedia using multi-disks

  1994cites this paper
• Register Allocation via Weighted Graph Coloring (Technical Summary)

  1993cites this paper
• Program Structure as Basis for the Parallelization of Global Register Allocation

  1993cites this paper
• Load/store range analysis for global register allocation

  1993cites this paper
• Program structure as a basis for the parallelization of global compiler optimizations

  1992cites this paper
• Rematerialization

  1992cites this paper
• Safe optimization for hard real-time programming

  1992cites this paper
• Program structure as basis for parallelizing global register allocation

  1992cites this paper
• Probalistic Register Allocation

  1992cites this paper
• Phase Ordering of Register Allocation and Instruction Scheduling

  1991cites this paper