SENSS: security enhancement to symmetric shared memory multiprocessors

No abstract is available for this paper.

• Publication year

  2005

• Venue

  International Symposium on High-Performance Computer Architecture

• Publication date

  2005-02-12

• Fields of study

  Computer Science, Engineering

• Identifiers
  DOI 10.1109/HPCA.2005.31
• External record

  Open on Semantic Scholar

• Source metadata

  Semantic Scholar

• No claims are published for this paper.

• No concepts are published for this paper.

• Minimum area cost for a 30 to 70 Gbits/s AES processor

  2004cited by this paper
• Architectural support for high speed protection of memory integrity and confidentiality in multiprocessor systems

  2004cited by this paper
• HIDE: an infrastructure for efficiently protecting information leakage on the address bus

  2004cited by this paper
• Cryptography and network security - principles and practice (3. ed.)

  2003influential reference
• AEGIS: architecture for tamper-evident and tamper-resistant processing

  2003influential reference
• Gigaplane: A High Performance Bus for Large SMPs

  2003cited by this paper
• Efficient memory integrity verification and encryption for secure processors

  2003influential reference
• Variability in architectural simulations of multi-threaded workloads

  2003cited by this paper
• Fast secure processor for inhibiting software piracy and tampering

  2003cited by this paper
• Simics: A Full System Simulation Platform

  2002influential reference
• Unlocking the design secrets of a 2.29 Gb/s Rijndael processor

  2002cited by this paper
• Adaptive Scheduling under Memory Pressure on Multiprogrammed Clusters

  2002cited by this paper
• Caches and Merkle Trees for Efficient Memory Authentication

  2002influential reference
• CryptoManiac: a fast flexible architecture for secure communication

  2001cited by this paper
• The Encyclopedia of Science and Technology

  2001cited by this paper
• Simulating a $ 2 M Commercial Server on a $ 2 K PC T

  2001cited by this paper
• Timestamp snooping: an approach for extending SMPs

  2000cited by this paper
• Architectural support for fast symmetric-key cryptography

  2000cited by this paper
• Architectural support for copy and tamper resistant software

  2000influential reference
• Cryptography and network security

  1998cited by this paper
• Cipher Instruction Search Attack on the Bus-Encryption Security Microcontroller DS5002FP

  1998cited by this paper
• The SPLASH-2 programs: characterization and methodological considerations

  1995cited by this paper
• A method for obtaining digital signatures and public-key cryptosystems

  1978cited by this paper

• Analyzing Secure Memory Architecture for GPUs

  2021cites this paper
• Persist Level Parallelism: Streamlining Integrity Tree Updates for Secure Persistent Memory

  2020cites this paper
• R

  2018cites this paper
• Principles of Secure Processor Architecture Design

  2018cites this paper
• The Secure Machine: Efficient Secure Execution On Untrusted Platforms

  2018cites this paper
• Secure Outsourcing of Virtual Appliance

  2017cites this paper
• PoisonIvy: Safe speculation for secure memory

  2016cites this paper
• SDSM: Fast and scalable security support for directory-based distributed shared memory

  2016cites this paper
• SDSM: Fast and scalable security support for directory-based distributed shared memory

  2016cites this paper
• Protecting Sensitive Information in the Volatile Memory from Disclosure Attacks

  2016cites this paper
• Ultra simple way to encrypt non-volatile main memory

  2015cites this paper
• Enabling Isolation on Modern Computing Platforms

  2015cites this paper
• Memory Integrity Protection Method Based on Asymmetric Hash Tree

  2014cites this paper
• Attack Mitigation through Memory Encryption

  2014cites this paper
• A Practical Methodology for Measuring the Side-Channel Signal Available to the Attacker for Instruction-Level Events

  2014cites this paper
• Awards and Honors

  2014cites this paper
• Memory encryption

  2014influential citation
• Bus and memory protection through chain-generated and tree-verified IV for multiprocessors systems

  2013cites this paper
• Architecture support for guest-transparent VM protection from untrusted hypervisor and physical attacks

  2013cites this paper
• Architectural Support for High-Performance, Power-Efficient and Secure Multiprocessor Systems

  2012cites this paper
• High-level services for networks-on-chip

  2012cites this paper
• Security Processing for High End Embedded System with Cryptographic Algorithms

  2012cites this paper
• Memory Confidentiality and Integrity Protection Method Based on Variable Length Counter

  2012cites this paper
• Sécurité haut débit pour les systèmes embarqués à base de FPGAs

  2011influential citation
• DynaPoMP: dynamic policy-driven memory protection for SPM-based embedded systems

  2011cites this paper
• Fast Secure Communications in Shared Memory Multiprocessor Systems

  2011cites this paper
• SecureME: a hardware-software approach to full system security

  2011cites this paper
• Using Counter Cache Coherence to Improve Memory Encryptions Performance in Multiprocessor Systems

  2011cites this paper
• Architectural Support for Enhancing Critical Secrets Protection in Chip-Multiprocessors

  2011cites this paper
• Towards Performance, System and Security Issues in Secure Processor Architectures

  2010influential citation
• Scalable security architecture for trusted software

  2010cites this paper
• Counter Embedded Memory architecture for trusted computing platform

  2010cites this paper
• Green Secure Processors: Towards Power-Efficient Secure Processor Design

  2010cites this paper
• An Analysis of Secure Processor Architectures

  2010cites this paper
• Designing cost-effective secure processors for embedded systems: Principles, challenges, and architectural solutions

  2010cites this paper
• A Memory and Disk Integrity Protection Scheme

  2010cites this paper
• Efficient Encryption-Authentication of Shared Bus-Memory in SMP System

  2010influential citation
• Dynamic security domain scaling on embedded symmetric multiprocessors

  2009cites this paper
• Efficient techniques to provide scalability for token-based cache coherence protocols.

  2009cites this paper
• A Multi-Core Processor Platform for Open Embedded Systems

  2009cites this paper
• Making secure processors OS- and performance-friendly

  2009cites this paper
• Hardware Mechanisms for Memory Authentication: A Survey of Existing Techniques and Engines

  2009influential citation
• SecCMP: Enhancing Critical Secrets Protection in Chip-Multiprocessors

  2008cites this paper
• Single-level integrity and confidentiality protection for distributed shared memory multiprocessors

  2008influential citation
• Secure Memory Accesses on Networks-on-Chip

  2008cites this paper
• Bus encryption and authentication unit for symmetric shared memory multiprocessor system using GCM-AES

  2008influential citation
• Architectural support for improving security and performance of memory sub-systems

  2008influential citation
• I 2 SEMS: Interconnects-Independent Security Enhanced Shared Memory

  2007cites this paper
• Using value locality to reduce memory encryption overhead in embedded processors

  2007cites this paper
• Using Address Independent Seed Encryption and Bonsai Merkle Trees to Make Secure Processors OS- and Performance-Friendly

  2007cites this paper
• Ensuring secure program execution in multiprocessor embedded systems: A case study

  2007influential citation
• A Comprehensive Framework for Enhancing Security in InfiniBand Architecture

  2007cites this paper
• I2SEMS: Interconnects-Independent Security Enhanced Shared Memory Multiprocessor Systems

  2007cites this paper
• Aegis: A Single-Chip Secure Processor

  2007cites this paper
• Improving Cost, Performance, and Security of Memory Encryption and Authentication

  2006influential citation
• Efficient data protection for distributed shared memory multiprocessors

  2006cites this paper
• Mécanismes matériels pour des transferts processeur mémoire sécurisés dans les systèmes embarqués

  2006cites this paper
• A low-cost memory remapping scheme for address bus protection

  2006cites this paper
• VALVE: variable length value encoder for off-chip data buses

  2005cites this paper
• Efficient Architectural Support for Secure Bus-Based Shared Memory Multiprocessor

  2005influential citation
• An Effective Approach of Data Security for Distributed Shared Memory Multiprocessors

  year unknowncites this paper