Harmony: static noise analysis of deep submicron digital integrated circuits

No abstract is available for this paper.

• Publication year

  1999

• Venue

  IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.

• Publication date

  1999-08-01

• Fields of study

  Computer Science, Engineering

• Identifiers
  DOI 10.1109/43.775633
• External record

  Open on Semantic Scholar

• Source metadata

  Semantic Scholar

• No claims are published for this paper.

• No concepts are published for this paper.

• Conquering Noise in Deep-Submicron Digital ICs

  1998cited by this paper
• Design methodology for the S/390 Parallel Enterprise Server G4 microprocessors

  1997cited by this paper
• Crosstalk reduction for VLSI

  1997cited by this paper
• Combinatorial optimization

  1997cited by this paper
• Global Harmony: coupled noise analysis for full-chip RC interconnect networks

  1997cited by this paper
• Minimizing chip-level simultaneous switching noise for high-performance microprocessor design

  1996cited by this paper
• Reduced-order modeling of large passive linear circuits by means of the SyPVL algorithm

  1996cited by this paper
• Digital sensitivity: predicting signal interaction using functional analysis

  1996cited by this paper
• Noise in deep submicron digital design

  1996influential reference
• An integrated system for assigning signal flow directions to CMOS transistors

  1995cited by this paper
• Software for simplified Lanczos and QMR algorithms

  1995cited by this paper
• Verity - A formal verification program for custom CMOS circuits

  1995cited by this paper
• Time-domain macromodels for VLSI interconnect analysis

  1994cited by this paper
• Techniques For Crosstalk Avoidance In The Physical Design Of High-performance Digital Systems

  1994cited by this paper
• Adaptively controlled explicit simulation

  1994cited by this paper
• Analysis and Design of Analog Integrated Circuits

  1993cited by this paper
• Experimental results and modeling techniques for substrate noise in mixed-signal integrated circuits

  1993cited by this paper
• AWESpice: a general tool for the accurate and efficient simulation of interconnect problems

  1992cited by this paper
• AWE macromodels of VLSI interconnect for circuit simulation

  1992cited by this paper
• Dynamic noise margins of MOS logic gates

  1989cited by this paper
• Integer and Combinatorial Optimization

  1988cited by this paper
• Derivation of Signal Flow Direction in MOS VLSI

  1987cited by this paper
• Static-noise margin analysis of MOS SRAM cells

  1987cited by this paper
• Graph-Based Algorithms for Boolean Function Manipulation

  1986cited by this paper
• The design and analysis of VLSI circuits

  1985cited by this paper
• Delta-I noise specification for a high-performance computing machine

  1985cited by this paper
• Worst-case static noise margin criteria for logic circuits and their mathematical equivalence

  1983cited by this paper
• Timing Analysis of Computer Hardware

  1982cited by this paper
• Static and dynamic noise margins of logic circuits

  1979cited by this paper
• Controlled Collapse Reflow Chip Joining*

  year unknowncited by this paper

• Enabling Design of Low-Volume High-Performance ICs

  2019cites this paper
• Noise in Digital ICs

  2016cites this paper
• Quantifying Near-Threshold CMOS Circuit Robustness

  2014cites this paper
• Noise mitigation in low leakage MTCMOS circuits

  2012influential citation
• Cell Broadband Engine Processor

  2011cites this paper
• A Novel Low Power Noise Tolerant High Performance Dynamic Feed through Logic Design Technique

  2011cites this paper
• An Efficient Design Technique for High Performance Dynamic Feedthrough Logic with Enhanced Noise Tolerance

  2011cites this paper
• Improvement of noise tolerance analysis in deep-submicron low voltage dynamic CMOS logic circuits

  2010cites this paper
• Deep sub-micron SRAM design for low leakage

  2010cites this paper
• Analytical model-based technique for efficient evaluation of noise robustness considering parameter variations

  2009cites this paper
• Novel low power noise tolerant dynamic circuit design technique

  2009cites this paper
• STATIC ANALYSIS TO MITIGATE SOFT ERROR FAILURES IN PROCESSORS

  2008cites this paper
• Active CMOS Sensor Array for Electrochemical Biomolecular Detection

  2008cites this paper
• Noise separation in analog integrated circuits using independent component analysis technique

  2008cites this paper
• Accurate Analytical Modeling of Frequency Dependent Loop Self-inductance

  2008cites this paper
• Crosstalk Waveform Modeling Using Wave Fitting

  2007cites this paper
• Cell Broadband Engine processor: Design and implementation

  2007cites this paper
• Parameter-Variation-Aware Analysis for Noise Robustness

  2007cites this paper
• Investigating Crosstalk in Sub-Threshold Circuits

  2007cites this paper
• A model for interlevel coupling noise in multilevel interconnect structures

  2007cites this paper
• Noise Limited Computational Speed

  2007cites this paper
• Transistor-Level Tools for High-End Processor Custom Circuit Design at IBM

  2007cites this paper
• A model-based technique for efficient evaluation of noise robustness

  2007cites this paper
• Overview of the architecture, circuit design, and physical implementation of a first-generation cell processor

  2006cites this paper
• Efficient techniques for noise characterization of sequential cells and macros

  2006cites this paper
• Method for modeling the noise injected into an electronic system

  2006cites this paper
• A noise-tolerant matchline scheme with XOR-based conditional keeper for energy-efficient TCAM

  2006cites this paper
• Fast sequential cell noise immunity characterization using meta-stable point of feedback loop

  2006cites this paper
• Monotonic static CMOS tradeoffs in sub-100nm technologies

  2006cites this paper
• Design Partitioning for Reducing Crosstalk Analysis Time

  2006cites this paper
• Application of DC transfer characteristics in the elimination of redundant vectors for transient noise characterization of static CMOS circuits

  2005cites this paper
• Challenge: variability characterization and modeling for 65- to 90-nm processes

  2005cites this paper
• Modeling the non-linear behavior of library cells for an accurate static noise analysis

  2005cites this paper
• A complete methodology for an accurate static noise analysis

  2005cites this paper
• EM wave coupling noise modeling based on Chebyshev approximation and exact moment formulation

  2005cites this paper
• Noise library characterization for large capacity static noise analysis tools

  2005cites this paper
• Power-optimal simultaneous buffer insertion/sizing and wire sizing for two-pin nets

  2005cites this paper
• On modeling crosstalk faults

  2005cites this paper
• Symbolic failure analysis of complex CMOS circuits due to excessive leakage current and charge sharing

  2005influential citation
• A comprehensive methodology for noise characterization of ASIC cell libraries

  2005cites this paper
• Crosstalk-Driven Placement with Considering On-Chip Mutual Inductance and RLC Noise

  2005cites this paper
• Modeling and Analysis of High-Frequency Microprocessor Clocking Networks

  2005cites this paper
• A model for power-supply noise injection in long interconnects

  2004cites this paper
• Noise characterization of static CMOS gates

  2004influential citation
• Nonlinear driver models for timing and noise analysis

  2004cites this paper
• Design methodologies and architecture solutions for high-performance interconnects

  2004influential citation
• A high-speed transceiver architecture implementable as synthesizable IP core

  2004cites this paper
• On Modeling Cross-Talk Faults

  2003cites this paper
• DOMINO noise model: a new crosstalk noise model for dynamic logic circuits

  2003cites this paper
• Accurate crosstalk noise modeling for early signal integrity analysis

  2003cites this paper
• Interconnect and noise immunity design for the Pentium 4 processor

  2003cites this paper
• Digital Video Compression

  2003cites this paper
• Physical synthesis methodology for high performance microprocessors

  2003cites this paper
• Optimal shielding/spacing metrics for low power design

  2003cites this paper
• Analytical models for crosstalk excitation and propagation in VLSI circuits

  2002cites this paper
• Static noise analysis for digital integrated circuits in partially depleted silicon-on-insulator technology

  2002cites this paper
• Efficient crosstalk noise modeling using aggressor and tree reductions

  2002cites this paper
• Incremental delay change due to crosstalk noise

  2002cites this paper
• Driver Models For Timing And Noise Analysis

  2002cites this paper
• Comprehensive frequency-dependent substrate noise analysis using boundary element methods

  2002cites this paper
• Crosstalk Measurement Technique for CMOS ICs

  2002cites this paper
• IBM eServer z900 high-frequency microprocessor technology, circuits, and design methodology

  2002cites this paper
• Evaluating noise pulses in RC networks due to capacitive coupling

  2002cites this paper
• Paper title : Optimal Shielding / Spacing Metrics for Low Power Design

  2002cites this paper
• Timed Pattern Generation for

  2002cites this paper
• Test structure for crosstalk characterisation

  2002cites this paper
• The circuit and physical design of the POWER4 microprocessor

  2002cites this paper
• A model for interlevel coupling noise in multilevel interconnect structures

  2001cites this paper
• Aggressor alignment for worst-case crosstalk noise

  2001influential citation
• CAD issues for CMOS VLSI design in SOI

  2001influential citation
• Full-wave PEEC time-domain method for the modeling of on-chipinterconnects

  2001cites this paper
• Practical considerations in RLCK crosstalk analysis for digital integrated circuits

  2001influential citation
• Crosstalk noise in future digital CMOS circuits

  2001cites this paper
• Static noise analysis for digital integrated circuits in partially-depleted silicon-on-insulator technology

  2000cites this paper
• Switching well noise modeling and minimization strategy for digitalcircuits with a controllable threshold voltage scheme

  2000cites this paper
• Skew-Tolerant Circuit Design

  2000cites this paper
• Quality of EDA CAD tools: definitions, metrics and directions

  2000cites this paper
• Capturing input switching dependency in crosstalk noise modeling

  2000cites this paper
• Probabilistic aspects of crosstalk problems in CMOS ICs

  2000cites this paper
• Multi-center congestion estimation and minimization during placement

  2000cites this paper
• EDA in IBM: past, present, and future

  2000cites this paper
• What is the appropriate model for crosstalk control?

  2000cites this paper
• Interconnect parasitic extraction in the digital IC design methodology

  1999cites this paper
• Body-voltage estimation in digital PD-SOI circuits and its application to static timing analysis

  1999cites this paper
• Noise considerations in circuit optimization

  1998cites this paper
• An ADD-based Approach to Evaluating Charge Sharing in Custom CMOS Circuits

  year unknowncites this paper