Implementing the Rivest Shamir and Adleman Public Key Encryption Algorithm on a Standard Digital Signal Processor

No abstract is available for this paper.

• Publication year

  1986

• Venue

  Annual International Cryptology Conference

• Publication date

  Unknown publication date

• Fields of study

  Computer Science

• Identifiers
  DOI 10.1007/3-540-47721-7_24
• External record

  Open on Semantic Scholar

• Source metadata

  Semantic Scholar

• No claims are published for this paper.

• No concepts are published for this paper.

• Communicating sequential processes

  1983cited by this paper
• Cryptography and Data Security

  1982cited by this paper
• A method for obtaining digital signatures and public-key cryptosystems

  1978cited by this paper
• A Discipline of Programming

  1976cited by this paper
• The Art of Computer Programming, Volume II: Seminumerical Algorithms

  1970cited by this paper

• ALOHA: Accelerating Leveled Fully Homomorphic Encryption with Cryptography-Specific Architectures

  2026influential citation
• UniFHE: Faster Accelerator for FHE with Diverse Algebraic Structure and Balanced Memory System

  2026cites this paper
• Long Integer NTT Execution on UPMEM-PIM for 128-bit Secure Fully Homomorphic Encryption

  2026cites this paper
• Exploration of Karatsuba Algorithm for Efficient Barrett Modular Multiplication

  2026cites this paper
• An Efficient and Scalable Hardware Architecture for Number Theoretic Transform on FPGA with Design Automation

  2026cites this paper
• DRAMatic Speedup: Accelerating HE Operations on a Processing-in-Memory System

  2026cites this paper
• NeonCROSS: Vectorized Implementation of Post-Quantum Signature CROSS on Cortex-A72 and Apple M3

  2026cites this paper
• Massively Parallel Reductions in Multivariate Polynomial Systems: Bridging the Symbolic Preprocessing Gap on GPGPU Architectures

  2026cites this paper
• AT-NTT: Area-time efficient polynomial multiplication architecture for CRYSTALS-Kyber

  2026cites this paper
• Big Integer Parallel Stream Modular Multiplier With Variable Bit-Widths

  2026cites this paper
• A high efficiency AVX2-optimized engineering of the post-quantum digital signature CROSS

  2026cites this paper
• A Falcon Signature Verification Accelerator Using Area-Efficient NTT Architecture With Simplified Barrett Modular Multiplier

  2026cites this paper
• CROPHE: Cross-Operator Dataflow Optimization for Fully Homomorphic Encryption Accelerators

  2026cites this paper
• YATA: Yet Another TFHE Accelerator with Key Compression and Radix-8 NTT

  2026cites this paper
• Lattice-Based Cryptographic Accelerators for the Post-Quantum Era: Architectures, Optimizations, and Implementation Challenges

  2026cites this paper
• Area-Efficient Hardware Design for Approximate Basis Conversion in RNS-Variant CKKS Schemes

  2025cites this paper
• Leveraging ASIC AI Chips for Homomorphic Encryption

  2025influential citation
• A Survey on High-Level Synthesis Approaches for Number Theoretic Transform on FPGAs

  2025cites this paper
• High-Speed Matrix-Thread Co-Optimized NTT Design for ML-KEM

  2025cites this paper
• A Unified Hardware Accelerator for Fast Fourier Transform and Number Theoretic Transform

  2025cites this paper
• Hardware Optimization of Modular Reduction Unit for Barrett-Based R-LWE in FPGA

  2025cites this paper
• RePM: Reconfigurable Elastic Computing for Polynomial Multiplier with Hybrid NTT Algorithm

  2025cites this paper
• Energy-Efficient Flexible RNS-CKKS Processor for FHE-Based Privacy-Preserving Computing

  2025cites this paper
• DNA-HHE: Dual-mode Near-network Accelerator for Hybrid Homomorphic Encryption on the Edge

  2025cites this paper
• Myosotis: An Efficiently Pipelined and Parameterized Multiscalar Multiplication Architecture via Data Sharing

  2025cites this paper
• Comparison of Barrett Modular Reduction with Various Multipliers in the Context of BFV/BGV Homomorphic Encryption

  2025cites this paper
• Instruction-Based High-Performance Hardware Controller of CRYSTALS-Kyber With Balanced Resource Utilization

  2025cites this paper
• Efficient Cpa Attack on Hardware Implementation of Ml-Dsa in Post-Quantum Root of Trust

  2025cites this paper
• Low Multiplicative Depth Polynomial Evaluation Architectures for Homomorphic Encrypted Data

  2025cites this paper
• CRIS-b: A High-Speed Unified Modulo Reduction Algorithm and Hardware Architecture for CRYSTALS-Kyber

  2025cites this paper
• Pipelined and conflict-free number theoretic transform accelerator for CRYSTALS-Kyber on FPGA

  2025cites this paper
• Suwako: A Logarithmic-Depth Modular Reduction for Arbitrary Trinomials over 픽2m without Pre-computation

  2025cites this paper
• HORCRUX - A Lightweight PQC-RISC-V eXtension Architecture

  2025cites this paper
• DARTPHROG: A Superscalar Homomorphic Accelerator

  2025cites this paper
• Optimizing the Post Quantum Signature Scheme CROSS for Resource Constrained Devices

  2025cites this paper
• HBM-Aware Number Theoretic Transform Accelerator for Zero-Knowledge Proof

  2025cites this paper
• Improved Modular Multiplication Algorithms Using Solely IEEE 754 Binary Floating-Point Operations

  2025cites this paper
• Architectures for Serial and Parallel Pipelined NTT-Based Polynomial Modular Multiplication

  2025cites this paper
• High-Performance FPGA Accelerator for the Post-quantum Signature Scheme CROSS

  2025cites this paper
• A Hybrid Encryption Framework for Federated Learning Accelerated on RRAM

  2025cites this paper
• Accelerating NTT with RISC-V Vector Extension for Fully Homomorphic Encryption

  2025cites this paper
• Fast FPGA-Based Implementation of the QP-Dyn Stream Cipher using High-Level Synthesis

  2025cites this paper
• Towards a Functionally Complete and Parameterizable TFHE Processor

  2025cites this paper
• Reconfigurable Hardware Design of NTT-Based Polynomial Multiplication Accelerator for Post Quantum Cryptography

  2025cites this paper
• LEAF: Lightweight and Efficient Hardware Accelerator for Signature Verification of FALCON

  2025cites this paper
• CRT-NTT: A CRT-Optimized NTT Hardware Architecture for Non-Prime Modular Multiplication in Raccoon

  2025cites this paper
• Exploring Large Integer Multiplication for Cryptography Targeting In-Memory Computing

  2025cites this paper
• Optimized quantum folding Barrett reduction for quantum modular multipliers

  2025cites this paper
• HRaccoon: A High-performance Configurable SCA Resilient Raccoon Hardware Accelerator

  2025cites this paper
• GIF-FHE: A Comprehensive Implementation and Evaluation of GPU-Accelerated FHE With Integer and Floating-Point Computing Power

  2025cites this paper
• VeloFHE: GPU Acceleration for FHEW and TFHE Bootstrapping

  2025cites this paper
• Area-Efficient Modular Multiplication on FPGA

  2025cites this paper
• Security in Post-Quantum Era: A Comprehensive Survey on Lattice-Based Algorithms

  2025cites this paper
• Area-time efficient pipelined number theoretic transform for CRYSTALS-Kyber

  2025cites this paper
• FLASH: An Efficient Hardware Accelerator Leveraging Approximate and Sparse FFT for Homomorphic Encryption

  2025cites this paper
• PMNS arithmetic for elliptic curve cryptography

  2025cites this paper
• Efficient NTTRU TLS 1.3 for IoT Devices

  2025cites this paper
• ALLMod: Exploring Area-Efficiency of LUT-based Large Number Modular Reduction via Hybrid Workloads

  2025cites this paper
• WarpDrive: GPU-Based Fully Homomorphic Encryption Acceleration Leveraging Tensor and CUDA Cores

  2025cites this paper
• A Fully Pipelined FIFO Based Polynomial Multiplication Hardware Architecture Based On Number Theoretic Transform

  2025cites this paper
• Garbled Lookup Tables from Homomorphic Secret Sharing

  2025cites this paper
• Chiplet-Based Techniques for Scalable and Memory-Aware Multi-Scalar Multiplication

  2025cites this paper
• HEngine: A High Performance Optimization Framework on a GPU for Homomorphic Encryption

  2025cites this paper
• Integer Reasoning Modulo Different Constants in SMT

  2025cites this paper
• cuML-DSA: Optimized Signing Procedure and Server-Oriented GPU Design for ML-DSA

  2025cites this paper
• An Optimized Instantiation of Post-Quantum MQTT protocol on 8-bit AVR Sensor Nodes

  2025cites this paper
• Zemlyanika–Module-LWE based KEM with the power-of-two modulus, explicit rejection and revisited decapsulation failures

  2025cites this paper
• Homomorphic Evaluation Cluster Architecture for Fully Homomorphic Encryption

  2025cites this paper
• FHEmem: A Processing In-Memory Accelerator for Fully Homomorphic Encryption

  2025cites this paper
• Constant-time Integer Arithmetic for SQIsign

  2025cites this paper
• DAHE: Parameter-Adaptive and Memory Efficient FPGA Acceleration of Homomorphic Encryption

  2025cites this paper
• AutoNTT: Automatic Architecture Design and Exploration for Number Theoretic Transform Acceleration on FPGAs

  2025cites this paper
• LP-HENN: fully homomorphic encryption accelerator with high energy efficiency

  2025cites this paper
• ABC-FHE: A Resource-Efficient Accelerator Enabling Bootstrappable Parameters for Client-Side Fully Homomorphic Encryption

  2025cites this paper
• ECO-CRYSTALS: Efficient Cryptography CRYSTALS on Standard RISC-V ISA

  2025cites this paper
• Efficient Modular Multiplication Using Vector Instructions on Commodity Hardware

  2025cites this paper
• Compact FALCON FFT/NTT Accelerator for Post-Quantum Cryptography

  2025cites this paper
• An Efficient Hardware Implementation of Improved Plantard Mod-Multiplication for Lattice-Based Cryptography

  2025cites this paper
• Unitary designs in nearly optimal depth

  2025cites this paper
• Improving ML-KEM and ML-DSA on OpenTitan - Efficient Multiplication Vector Instructions for OTBN

  2025cites this paper
• OnionPIRv2: Efficient Single-Server PIR

  2025cites this paper
• A Compact and Efficient Hardware Accelerator for RNS-CKKS En/Decoding and En/Decryption

  2025cites this paper
• Optimized FPGA Architecture for Modular Reduction in NTT

  2025cites this paper
• FusionMSM: A Collision-Free and Arithmetic-Optimized FPGA-based Accelerator for Multi-Scalar Multiplication

  2025cites this paper
• An Efficient Polynomial Multiplication Accelerator for Lattice-Based Cryptography With a 2-D Winograd-Based Divide-and-Conquer Method

  2025cites this paper
• Towards Closing the Performance Gap for Cryptographic Kernels Between CPUs and Specialized Hardware

  2025cites this paper
• Efficient Number Theoretic Transform Architecture for CRYSTALS-Kyber

  2025cites this paper
• HiFA: A High-Performance and Flexible Acceleration Framework for Large-Size Number Theoretic Transform

  2025cites this paper
• Modular Arithmetic Based on Boolean Functions: A Divide and Conquer Approach

  2025cites this paper
• LaMoS: Enabling Efficient Large Number Modular Multiplication through SRAM-based CiM Acceleration

  2025cites this paper
• RTPU: Unifying Non-Private and Private Inference with Reconfigurable Architecture

  2025cites this paper
• Jumping for Bernstein-Yang Inversion

  2024cites this paper
• Efficient Reconfigurable Modular Multipliers for Post-Quantum Digital Signatures

  2024cites this paper
• A fusion of machine learning and cryptography for fast data encryption through the encoding of high and moderate plaintext information blocks

  2024cites this paper
• Blockchain-assisted post-quantum privacy-preserving public auditing scheme to secure multimedia data in cloud storage

  2024cites this paper
• Faster Post-Quantum TLS 1.3 Based on ML-KEM: Implementation and Assessment

  2024cites this paper
• Hardcaml MSM: A High-Performance Split CPU-FPGA Multi-Scalar Multiplication Engine

  2024cites this paper
• NTTSuite: Number Theoretic Transform Benchmarks for Accelerating Encrypted Computation

  2024cites this paper
• Chorba: A novel CRC32 implementation

  2024cites this paper
• Threshold implementations of cryptographic functions between finite Abelian groups

  2024cites this paper