A systematic reordering mechanism for on-chip networks using efficient congestion-aware method

No abstract is available for this paper.

• Publication year

  2013

• Venue

  Journal of systems architecture

• Publication date

  2013-04-01

• Fields of study

  Computer Science, Engineering

• Identifiers
  DOI 10.1016/j.sysarc.2012.01.002
• External record

  Open on Semantic Scholar

• Source metadata

  Semantic Scholar

• No claims are published for this paper.

• No concepts are published for this paper.

• Memory-Efficient On-Chip Network With Adaptive Interfaces

  2012cited by this paper
• HARAQ: Congestion-Aware Learning Model for Highly Adaptive Routing Algorithm in On-Chip Networks

  2012cited by this paper
• Adaptive Input-Output Selection Based On-Chip Router Architecture

  2012cited by this paper
• CATRA- congestion aware trapezoid-based routing algorithm for on-chip networks

  2012cited by this paper
• A generic adaptive path-based routing method for MPSoCs

  2011cited by this paper
• Implementation and evaluation of a congestion aware routing algorithm for networks-on-chip

  2010cited by this paper
• Input-Output Selection Based Router for Networks-on-Chip

  2010cited by this paper
• GARNET: A detailed on-chip network model inside a full-system simulator

  2009cited by this paper
• Reliability aware NoC router architecture using input channel buffer sharing

  2009cited by this paper
• In-network reorder buffer to improve overall NoC performance while resolving the in-order requirement problem

  2009cited by this paper
• Design and evaluation of a hierarchical on-chip interconnect for next-generation CMPs

  2009cited by this paper
• Regional congestion awareness for load balance in networks-on-chip

  2008influential reference
• A Generic Network Interface Architecture for a Networked Processor Array (NePA)

  2008cited by this paper
• BARP-A Dynamic Routing Protocol for Balanced Distribution of Traffic in NoCs

  2008cited by this paper
• A practical approach of memory access parallelization to exploit multiple off-chip DDR memories

  2008cited by this paper
• Implementation and Analysis of a New Selection Strategy for Adaptive Routing in Networks-on-Chip

  2008cited by this paper
• 3D-Stacked Memory Architectures for Multi-core Processors

  2008cited by this paper
• A 5-GHz Mesh Interconnect for a Teraflops Processor

  2007cited by this paper
• NISAR: An AXI compliant on-chip NI architecture offering transaction reordering processing

  2007influential reference
• Research Challenges for On-Chip Interconnection Networks

  2007cited by this paper
• Improving routing efficiency for network-on-chip through contention-aware input selection

  2006cited by this paper
• DyXY - a proximity congestion-aware deadlock-free dynamic routing method for network on chip

  2006cited by this paper
• Design and Management of 3D Chip Multiprocessors Using Network-in-Memory

  2006cited by this paper
• Designing Message-Dependent Deadlock Free Networks on Chips for Application-Specific Systems on Chips

  2006cited by this paper
• An efficient on-chip NI offering guaranteed services, shared-memory abstraction, and flexible network configuration

  2005cited by this paper
• Performance evaluation and design trade-offs for network-on-chip interconnect architectures

  2005cited by this paper
• Globally Adaptive Load-Balanced Routing on Tori

  2004cited by this paper
• RASoC: a router soft-core for networks-on-chip

  2004cited by this paper
• Xpipes: a network-on-chip architecture for gigascale systems-on-chip

  2004cited by this paper
• GOAL: a load-balanced adaptive routing algorithm for torus networks

  2003cited by this paper
• Networks on Chips: A New SoC Paradigm

  2002cited by this paper
• Interconnection Networks: An Engineering Approach

  2002cited by this paper
• Route packets, not wires: on-chip interconnection networks

  2001cited by this paper
• ASOC: a scalable, single-chip communications architecture

  2000cited by this paper
• The Odd-Even Turn Model for Adaptive Routing

  2000influential reference
• Impact of selection functions on routing algorithm performance in multicomputer networks

  1997cited by this paper
• NIFDY: a low overhead, high throughput network interface

  1995cited by this paper
• An Optimal Shortest-Path Routing Policy for Network Computers with Regular Mesh-Connected Topologies

  1989cited by this paper

• HTPA: a hybrid traffic pattern aware arbitration strategy for network on chip systems

  2024cites this paper
• DTIS: Destination Traffic Based Input Selection Strategy Based on Traffic Pattern for Network-on-Chip Systems

  2019cites this paper
• Congestion-aware core mapping for Network-on-Chip based systems using betweenness centrality

  2016cites this paper
• The efficiency of buffer and buffer-less data-flow control schemes for congestion avoidance in Networks on Chip

  2016cites this paper
• Energy-Efficient Task and Data Scheduling for Large-Scale Computing Systems

  2016cites this paper
• A Routing Aggregation for Load Balancing Network-on-Chip

  2015cites this paper
• A Light-weight fault-tolerant routing algorithm tolerating faulty links and routers

  2015cites this paper
• A hybrid congestion control algorithm for broadcast-based architectures with multiple input queues

  2015cites this paper
• Flow control solution for efficient communication and congestion avoidance in NoC

  2014influential citation
• Efficient Scheme for Congestion Control in Network-on-Chip with QoS consideration

  2014cites this paper
• A Buffered Flow Control Scheme with Flit Weight-Based Dropping Mechanism for Efficient Communication in NoC

  2014cites this paper
• CARS: Congestion-aware request scheduler for network interfaces in NoC-based manycore systems

  2013cites this paper
• Adaptive Routing Approaches for Networked Many-Core Systems

  2013cites this paper
• Design of NoC router with flow control mechanism for congestion avoidance

  2013influential citation