HARAQ: Congestion-Aware Learning Model for Highly Adaptive Routing Algorithm in On-Chip Networks

No abstract is available for this paper.

• Publication year

  2012

• Venue

  2012 IEEE/ACM Sixth International Symposium on Networks-on-Chip

• Publication date

  2012-05-09

• Fields of study

  Computer Science, Engineering

• Identifiers
  DOI 10.1109/NOCS.2012.10
• External record

  Open on Semantic Scholar

• Source metadata

  Semantic Scholar

• No claims are published for this paper.

• No concepts are published for this paper.

• Adaptive Input-Output Selection Based On-Chip Router Architecture

  2012cited by this paper
• Memory-Efficient On-Chip Network With Adaptive Interfaces

  2012cited by this paper
• DBAR: An efficient routing algorithm to support multiple concurrent applications in networks-on-chip

  2011influential reference
• An adaptive fuzzy logic-based routing algorithm for networks-on-chip

  2011cited by this paper
• A fault-tolerant deadlock-free adaptive routing for on chip interconnects

  2011cited by this paper
• C-Routing: An adaptive hierarchical NoC routing methodology

  2011cited by this paper
• A reconfigurable fault-tolerant deflection routing algorithm based on reinforcement learning for network-on-chip

  2010cited by this paper
• A highly resilient routing algorithm for fault-tolerant NoCs

  2009cited by this paper
• A new deadlock-free fault-tolerant routing algorithm for NoC interconnections

  2009cited by this paper
• Implementation and Analysis of a New Selection Strategy for Adaptive Routing in Networks-on-Chip

  2008cited by this paper
• A reconfigurable routing algorithm for a fault-tolerant 2D-Mesh Network-on-Chip

  2008cited by this paper
• Regional congestion awareness for load balance in networks-on-chip

  2008cited by this paper
• DyXY - a proximity congestion-aware deadlock-free dynamic routing method for network on chip

  2006cited by this paper
• Packet routing in dynamically changing networks on chip

  2005cited by this paper
• Multifacet's general execution-driven multiprocessor simulator (GEMS) toolset

  2005cited by this paper
• An approach to tune fuzzy controllers based on reinforcement learning for autonomous vehicle control

  2005cited by this paper
• Managing Wire Delay in Large Chip-Multiprocessor Caches

  2004cited by this paper
• Fault-tolerant and deadlock-free routing in 2-D meshes using rectilinear-monotone polygonal fault blocks

  2002cited by this paper
• Turn Grouping for Multicast in Wormhole-Routed Mesh Networks Supporting the Turn Model

  2000cited by this paper
• Fault-Tolerant Adaptive Wormhole Routing in 2D Mesh

  1998cited by this paper
• Reinforcement Learning: An Introduction

  1998cited by this paper
• Dual Reinforcement Q-Routing: An On-Line Adaptive Routing Algorithm

  1997cited by this paper
• The SPLASH-2 programs: characterization and methodological considerations

  1995cited by this paper
• Packet Routing in Dynamically Changing Networks: A Reinforcement Learning Approach

  1993cited by this paper
• Planar-adaptive routing: low-cost adaptive networks for multiprocessors

  1992cited by this paper
• Maximally Fully Adaptive Routing in 2D Meshes

  1992influential reference
• Q-learning

  1992cited by this paper

• A Survey of Adaptive Routing Techniques in Two-Dimensional Network-on-Chip Architectures

  2026cites this paper
• Ultra-Fast and Accurate Estimation of Large-Scale and Multi-Level Mesh-Based On-Chip Architectures Using Machine Learning and Multiprocessing

  2026cites this paper
• Athena: Synergizing Data Prefetching and Off-Chip Prediction via Online Reinforcement Learning

  2026cites this paper
• A Study on Proactive Adaptation-Based Routing Strategies in 2D Network-on-Chip Architectures

  2025cites this paper
• DRLAR: A deep reinforcement learning-based adaptive routing framework for network-on-chips

  2024cites this paper
• PKCA: A priori‐knowledge and congestion‐awareness method for adaptive routing algorithms in mesh architectures

  2024cites this paper
• On chip network with increased performance for efficient wireless communication

  2023cites this paper
• LARE: A Linear Approximate Reinforcement Learning Based Adaptive Routing for Network-on-Chips

  2023cites this paper
• Design and Area Performance Energy Consumption Comparison of Secured Network-on-Chip with PTP and Bus Interconnections

  2022cites this paper
• Chapter Five - Routing algorithm design for power- and temperature-aware NoCs

  2022cites this paper
• Q-Learning Based Bi-Objective Deadlock-Free Routing Optimization for Optical NoCs

  2022cites this paper
• Research on Routing Equalization Algorithm of Inter-Satellite Partition for Low-Orbit Micro-Satellites

  2022cites this paper
• DeepNR: An adaptive deep reinforcement learning based NoC routing algorithm

  2022cites this paper
• Distilling Arbitration Logic from Traces using Machine Learning: A Case Study on NoC

  2021cites this paper
• An Overview of Multi-Core Network-on-Chip System to Enable Task Parallelization Using Intelligent Adaptive Arbitration

  2021cites this paper
• Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning

  2021cites this paper
• HAFTA: Highly adaptive fault‐tolerant routing algorithm for two‐dimensional network‐on‐chips

  2021cites this paper
• Q-Learning-based Routing Algorithm for 3D Network-on-Chips

  2021influential citation
• A Survey of Machine Learning for Computer Architecture and Systems

  2021influential citation
• A Table-Free Approximate Q-Learning-Based Thermal-Aware Adaptive Routing for Optical NoCs

  2021cites this paper
• Network-on-Chip Aware Task Mappings

  2020cites this paper
• Advanced Computer Architecture: 13th Conference, ACA 2020, Kunming, China, August 13–15, 2020, Proceedings

  2020cites this paper
• Thermal-Aware Design and Simulation Approach for Optical NoCs

  2020cites this paper
• Experiences with ML-Driven Design: A NoC Case Study

  2020cites this paper
• A Survey of Machine Learning Applied to Computer Architecture Design

  2019cites this paper
• A Non-Minimal Routing Algorithm for Aging Mitigation in 2D-Mesh NoCs

  2019cites this paper
• UPM-NoC: Learning Based Framework to Predict Performance Parameters of Mesh Architecture in On-Chip Networks

  2019cites this paper
• Floorplan Based Performance Estimation of Network-on-Chips using Regression Techniques

  2019cites this paper
• An Approximate Thermal-Aware Q-Routing for Optical NoCs

  2019cites this paper
• NoC-based DNN accelerator: a future design paradigm

  2019cites this paper
• DICA: destination intensity and congestion-aware output selection strategy for network-on-chip systems

  2019cites this paper
• Fuzzy & neural-based adaptive & deterministic routing algorithm for network-on-chip

  2018cites this paper
• Application-aware Multi-Objective Routing based on Genetic Algorithm for 2D Network-on-Chip

  2018cites this paper
• Link-Sharing: Regional Congestion Aware Routing in 2D NoC by Propagating Congestion Information on Idle Links

  2018cites this paper
• A Learning-Based Thermal-Sensitive Power Optimization Approach for Optical NoCs

  2018cites this paper
• AROMa: Aging-Aware Deadlock-Free Adaptive Routing Algorithm and Online Monitoring in 3D NoCs

  2018cites this paper
• MCAR: Non-local adaptive Network-on-Chip routing with message propagation of congestion information

  2017cites this paper
• Towards Maximum Utilization of Remained Bandwidth in Defected NoC Links

  2017cites this paper
• PreNoc: Neural Network based Predictive Routing for Network-on-Chip Architectures

  2017cites this paper
• CAP-W: Congestion-aware platform for wireless-based network-on-chip in many-core era

  2017cites this paper
• A Dynamic Sufficient Condition of Deadlock-Freedom for High-Performance Fault-Tolerant Routing in Networks-on-Chips

  2017cites this paper
• Aging-induced Performance Degradation: Monitoring and Mitigation

  2017cites this paper
• σ n LBDR: generic congestion handling routing implementation for two-dimensional mesh network-on-chip

  2016cites this paper
• NoC routing protocols - objective-based classification

  2016influential citation
• An Efficient Highly Adaptive and Deadlock-Free Routing Algorithm for 3D Network-on-Chip

  2016cites this paper
• Fault-Aware Load-Balancing Routing for 2D-Mesh and Torus On-Chip Network Topologies

  2016cites this paper
• Improving the Area Efficiency of ACO-Based Routing by Directional Pheromone in Large-Scale NoCs

  2016cites this paper
• An adaptive partition-based multicast routing scheme for mesh-based Networks-on-Chip

  2016cites this paper
• Improved Route Selection Approaches using Q-learning framework for 2D NoCs

  2015influential citation
• Towards Dependable Network-on-Chip Architectures

  2015cites this paper
• A Routing Aggregation for Load Balancing Network-on-Chip

  2015cites this paper
• Improved adaptive routing for networks-on-chip

  2015cites this paper
• A Novel Non-minimal / Minimal Turn Model for Highly Adaptive Routing for 2 D and 3 D NoCs

  2015cites this paper
• σLBDR: Congestion-aware logic based distributed routing for 2D NoC

  2015influential citation
• Automated Power and Latency Management in Heterogeneous 3D NoCs

  2015cites this paper
• EFFICIENT ROUTING ALGORITHMS FOR ON CHIP COMMUNICATION

  2015cites this paper
• Design and simulation of a parallel adaptive arbiter for maximum CPU utilization using multi-core processors

  2015cites this paper
• Per-packet global congestion estimation for fast packet delivery in networks-on-chip

  2015cites this paper
• Congestion-Aware Warehouse Flow Analysis and Optimization

  2015cites this paper
• Ant Colony Optimization-Based Adaptive Network-on-Chip Routing Framework Using Network Information Region

  2015cites this paper
• Efficient Fault-Tolerant Topology Reconfiguration Using a Maximum Flow Algorithm

  2015cites this paper
• A novel approach using a minimum cost maximum flow algorithm for fault-tolerant topology reconfiguration in NoC architectures

  2015cites this paper
• Performance Evaluation of Congestion-Aware Routing with DVFS on a Millimeter-Wave Small-World Wireless NoC

  2014cites this paper
• High Performance Network-on-Chips (NoCs) Design: Performance Modeling, Routing Algorithm and Architecture Optimization

  2014cites this paper
• Fault tolerant and highly adaptive routing for 2D NoCs

  2014cites this paper
• Basic Concepts on On-Chip Networks

  2014cites this paper
• Path-Based Multicast Routing for 2D and 3D Mesh Networks

  2014cites this paper
• Learning-Based Routing Algorithms for On-Chip Networks

  2014cites this paper
• FPGA BASED HIGHLY RELIABLE FAULT TOLERANT APPROACH FOR NETWORK ON CHIP(NOC)

  2014cites this paper
• Probabilistic odd–even: an adaptive wormhole routing algorithm for 2D mesh network-on-chip

  2014cites this paper
• Analysis of worst-case backlog bounds for Networks-on-Chip

  2014cites this paper
• Path-Based Partitioning Methods for 3D Networks-on-Chip with Minimal Adaptive Routing

  2014cites this paper
• Implementation and Analysis of History-Based Output Channel Selection Strategies for Adaptive Routers in Mesh NoCs

  2014influential citation
• CABSR: Congestion Agent Based Source Routing for Network-on-Chip

  2014cites this paper
• Adaptive load balancing in learning-based approaches for many-core embedded systems

  2014cites this paper
• Partially adaptive look-ahead routing for low latency Network-on-Chip

  2014cites this paper
• A novel non-minimal turn model for highly adaptive routing in 2D NoCs

  2014cites this paper
• Bi-LCQ: A low-weight clustering-based Q-learning approach for NoCs

  2014cites this paper
• DyXYZ: Fully Adaptive Routing Algorithm for 3D NoCs

  2013cites this paper
• Smart hill climbing for agile dynamic mapping in many-core systems

  2013cites this paper
• A systematic reordering mechanism for on-chip networks using efficient congestion-aware method

  2013cites this paper
• On self-tuning networks-on-chip for dynamic network-flow dominance adaptation

  2013cites this paper
• Fully adaptive routing algorithms and region-based approaches for two-dimensional and three-dimensional networks-on-chip

  2013cites this paper
• High Performance Fault-Tolerant Routing Algorithm for NoC-Based Many-Core Systems

  2013cites this paper
• CARS: Congestion-aware request scheduler for network interfaces in NoC-based manycore systems

  2013cites this paper
• Fuzzy-based Adaptive Routing Algorithm for Networks-on-Chip

  2013cites this paper
• Minimal-path fault-tolerant approach using connection-retaining structure in Networks-on-Chip

  2013cites this paper
• Adaptive Routing Approaches for Networked Many-Core Systems

  2013cites this paper
• CoNA: Dynamic application mapping for congestion reduction in many-core systems

  2012cites this paper
• Dual Congestion Awareness scheme in On-Chip Networks

  2012cites this paper
• PARS — An efficient congestion-Aware Routing method for Networks-on-Chip

  2012cites this paper
• Design and Evaluation of a High Throughput QoS-Aware and Congestion-Aware Router Architecture for Network-on-Chip

  2012cites this paper
• Optimized Q-learning model for distributing traffic in on-Chip Networks

  2012cites this paper