Sparse Matrix-Vector multiplication on FPGAs

No abstract is available for this paper.

• Publication year

  2005

• Venue

  Symposium on Field Programmable Gate Arrays

• Publication date

  2005-02-20

• Fields of study

  Computer Science, Engineering

• Identifiers
  DOI 10.1145/1046192.1046202
• External record

  Open on Semantic Scholar

• Source metadata

  Semantic Scholar

• No claims are published for this paper.

• No concepts are published for this paper.

• Computer arithmetic algorithms

  2018cited by this paper
• Designing scalable FPGA-based reduction circuits using pipelined floating-point cores

  2005cited by this paper
• High-performance FPGA-based general reduction methods

  2005cited by this paper
• Scalable and modular algorithms for floating-point matrix multiplication on FPGAs

  2004cited by this paper
• Sparsity: Optimization Framework for Sparse Matrix Kernels

  2004influential reference
• Efficient Floating-point Based Block LU Decomposition on FPGAs

  2004cited by this paper
• Computing Lennard-Jones Potentials and Forces with Reconfigurable Hardware

  2004cited by this paper
• A high-performance and energy-efficient architecture for floating-point based LU decomposition on FPGAs

  2004cited by this paper
• Analysis of high-performance floating-point arithmetic on FPGAs

  2004cited by this paper
• Closing the gap: CPU and FPGA trends in sustainable floating-point BLAS performance

  2004cited by this paper
• Performance optimization of an FPGA-based configurable multiprocessor for matrix operations

  2003cited by this paper
• A Preliminary Study of Molecular Dynamics on Reconfigurable Computers

  2003cited by this paper
• Using floating-point arithmetic on FPGAs to accelerate scientific N-Body simulations

  2002cited by this paper
• New solution to the gridding problem

  2002cited by this paper
• On sparse matrix-vector multiplication with FPGA-based system

  2002cited by this paper
• High Level Programming for FPGA Based Image and Video Processing Using Hardware Skeletons

  2001cited by this paper
• Templates for the Solution of Algebraic Eigenvalue Problems

  2000cited by this paper
• Improving Performance of Sparse Matrix-Vector Multiplication

  1999influential reference
• Lower bounds for sparse matrix vector multiplication on hypercubic networks

  1998cited by this paper
• Improving Memory-System Performance of Sparse Matrix-Vector Multiplication

  1997cited by this paper
• On improving the performance of sparse matrix-vector multiplication

  1997cited by this paper
• An Efficient Parallel Algorithm for Matrix-Vector Multiplication

  1995cited by this paper
• Mentor Graphics Corp.

  1993cited by this paper
• Sparse Matrix-Vector Multiplication on a Small Linear Array

  1993cited by this paper
• Numerical Recipes in C: The Art of Scientific Computing

  1989cited by this paper
• Numerical Recipes in C: The Art of Sci-entific Computing

  1986cited by this paper

• Selene: Cross-Level Barrier-Free Pipelining for Irregular Nested Loops in High-Level Synthesis

  2026cites this paper
• TreeQ: Pushing the Quantization Boundary of Diffusion Transformer via Tree-Structured Mixed-Precision Search

  2025cites this paper
• Detecting Silent Data Corruption from Hardware Counters

  2025cites this paper
• Rank reduction of LSTM models for online vibration signal compensation on edge computing devices

  2025cites this paper
• Improving the exploitability of Simulated Adiabatic Bifurcation through a flexible and open-source digital architecture

  2024cites this paper
• Morph-GCNX: A Universal Architecture for High-Performance and Energy-Efficient Graph Convolutional Network Acceleration

  2024cites this paper
• A Reconfigurable Quantum State Tomography Solver in FPGA

  2023cites this paper
• Accelerating SpMV on FPGAs Through Block-Row Compress: A Task-Based Approach

  2023cites this paper
• Entropy Maximization in Sparse Matrix by Vector Multiplication (maxESpMV)

  2023cites this paper
• Path-Based Processing using In-Memory Systolic Arrays for Accelerating Data-Intensive Applications

  2023cites this paper
• Feature-based SpMV Performance Analysis on Contemporary Devices

  2023cites this paper
• Modular and Lean Architecture with Elasticity for Sparse Matrix Vector Multiplication on FPGAs

  2023cites this paper
• Performance Enhancement Strategies for Sparse Matrix-Vector Multiplication (SpMV) and Iterative Linear Solvers

  2022influential citation
• An Optimization in Conventional Shift &Add Multiplier for Area-Efficient Implementation on FPGA

  2022cites this paper
• OverGen: Improving FPGA Usability through Domain-specific Overlay Generation

  2022cites this paper
• Enable Deep Learning on Mobile Devices: Methods, Systems, and Applications

  2022cites this paper
• High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS: A Case Study on SpMV

  2022cites this paper
• Scalable Hardware Architecture for Invertible Logic with Sparse Hamiltonian Matrices

  2021cites this paper
• UWB-GCN: an Accelerator of Graph-Convolution-Network with Runtime Task Autotuning

  2021cites this paper
• FPGA based area-power-performance analysis of LMS filter using conventional and proposed multipliers

  2021cites this paper
• Hardware Acceleration of High-Performance Computational Flow Dynamics Using High-Bandwidth Memory-Enabled Field-Programmable Gate Arrays

  2021influential citation
• Bandwidth-Efficient Sparse Matrix Multiplier Architecture for Deep Neural Networks on FPGA

  2021cites this paper
• Barrier-Free Large-Scale Sparse Tensor Accelerator (BARISTA) For Convolutional Neural Networks

  2021cites this paper
• UWB-GCN: Accelerating Graph Convolutional Networks through Runtime Workload Rebalancing

  2021cites this paper
• A New Approach to Deep-Learning Model Sparsity via Tensor-with-Sparsity-Attribute

  2021cites this paper
• SpArch: Efficient Architecture for Sparse Matrix Multiplication

  2020cites this paper
• A Lite Distributed Semantic Communication System for Internet of Things

  2020influential citation
• A Domain-Specific Architecture for Accelerating Sparse Matrix Vector Multiplication on FPGAs

  2020cites this paper
• Real-Time Passive Acoustic Mapping Using Sparse Matrix Multiplication

  2020cites this paper
• A Streaming Dataflow Engine for Sparse Matrix-Vector Multiplication Using High-Level Synthesis

  2020cites this paper
• MatRaptor: A Sparse-Sparse Matrix Multiplication Accelerator Based on Row-Wise Product

  2020cites this paper
• Substream-Centric Maximum Matchings on FPGA

  2020cites this paper
• Minimizing FLOPs to Learn Efficient Sparse Representations

  2020cites this paper
• Innovative Unit-Vector-Block Storage Format of Sparse Matrix and Vector

  2019cites this paper
• Research on the Current Status of Sparse Neural Network Acceleration Processing Technology in Deep Learning

  2019cites this paper
• UWB-GCN: Hardware Acceleration of Graph-Convolution-Network through Runtime Workload Rebalancing

  2019cites this paper
• SpVM Acceleration with Latency Masking Threads on FPGAs

  2019cites this paper
• SpFlow: Memory-Driven Data Flow Optimization for Sparse Matrix-Matrix Multiplication

  2019cites this paper
• ReDESK: A Reconfigurable Dataflow Engine for Sparse Kernels on Heterogeneous Platforms

  2019influential citation
• SparTen: A Sparse Tensor Accelerator for Convolutional Neural Networks

  2019cites this paper
• Sparstition: A Partitioning Scheme for Large-Scale Sparse Matrix Vector Multiplication on FPGA

  2019cites this paper
• FPGA-Based Pipelined Architecture for Real-Time Estimation of Sensitivity Maps Using Pre-Scan Method in Parallel MRI

  2019cites this paper
• Towards General Purpose Acceleration by Exploiting Common Data-Dependence Forms

  2019cites this paper
• AWB-GCN: A Graph Convolutional Network Accelerator with Runtime Workload Rebalancing

  2019cites this paper
• Systolic Sparse Matrix Vector Multiply in the Age of TPUs and Accelerators

  2019cites this paper
• CAEMO - A Flexible and scalable high performance matrix algebra coprocessor for embedded reconfigurable computing systems

  2018cites this paper
• DeltaRNN: A Power-efficient Recurrent Neural Network Accelerator

  2018cites this paper
• Accelerator for Sparse Machine Learning

  2018cites this paper
• Efficient FPGA Implementation of Conjugate Gradient Methods for Laplacian System using HLS

  2018cites this paper
• Version 1 : Preferred Baseline Code ( used for reference ) Algorithm 2

  2018cites this paper
• HLS-Based Optimization and Design Space Exploration for Applications with Variable Loop Bounds

  2018cites this paper
• Expressing Sparse Matrix Computations for Productive Performance on Spatial Architectures

  2018influential citation
• Reconfigurable hardware acceleration of CNNs on FPGA-based smart cameras

  2018cites this paper
• An Empirically Guided Optimization Framework for FPGA OpenCL

  2018cites this paper
• Towards Efficient Hardware Acceleration of Deep Neural Networks on FPGA

  2018cites this paper
• Sparse-Matrix Belief Propagation

  2018cites this paper
• A Hardware/Software Co-designed Partitioning Algorithm of Sparse Matrix Vector Multiplication into Multiple Independent Streams for Parallel Processing

  2018cites this paper
• FPGA implementation of real-time SENSE reconstruction using pre-scan and Emaps sensitivities.

  2017cites this paper
• FPGA-Based Scalable and Power-Efficient Fluid Simulation using Floating-Point DSP Blocks

  2017cites this paper
• Optimization of Triangular and Banded Matrix Operations Using 2d-Packed Layouts

  2017cites this paper
• An embedded scalable linear model predictive hardware-based controller using ADMM

  2017cites this paper
• Fine-grained accelerators for sparse machine learning workloads

  2017cites this paper
• Sparse Matrix Multiplication on CAM Based Accelerator

  2017cites this paper
• Computing SpMV on FPGAs

  2016cites this paper
• Automatic Generation of Efficient Parallel Streaming Structures for Hardware Implementation

  2016cites this paper
• Accelerated Hybrid Approach for Spectral Problems Arising in Graph Analytics

  2016cites this paper
• Architectures matérielles numériques intégrées et réseaux de neurones à codage parcimonieux. (Integrated digital hardware architectures and networks of neurons coding parsimonious)

  2016cites this paper
• EIE: Efficient Inference Engine on Compressed Deep Neural Network

  2016cites this paper
• Accelerating method of moments based package‐board 3D parasitic extraction using FPGA

  2016cites this paper
• CASK: Open-Source Custom Architectures for Sparse Kernels

  2016cites this paper
• Automating structured matrix-matrix multiplication for stream processing

  2016cites this paper
• Hardware accelerator for analytics of sparse data

  2016cites this paper
• ESE: Efficient Speech Recognition Engine with Sparse LSTM on FPGA

  2016cites this paper
• ESE: Efficient Speech Recognition Engine with Compressed LSTM on FPGA

  2016cites this paper
• Models for reducing power consumption in CPLD and FPGA devices

  2016cites this paper
• OPTIMIZATION OF SPARSE MATRIX-VECTOR MULTIPLY ON GPUS AND FPGAS

  2016cites this paper
• Resistive GP-SIMD Processing-In-Memory

  2016cites this paper
• Leveraging accelerators in the multiple implicitly restarted Arnoldi method with nested subspaces

  2016cites this paper
• Optimising Sparse Matrix Vector multiplication for large scale FEM problems on FPGA

  2016cites this paper
• Connect on the fly: Enhancing and prototyping of cycle-reconfigurable modules

  2016influential citation
• Sparse Matrix-Vector Multiplication using FPGA NAN

  2015influential citation
• Graduate School of Engineering

  2015cites this paper
• Sparse Matrix Multiplication on a Reconfigurable Many-Core Architecture

  2015cites this paper
• EURECA: On-Chip Configuration Generation for Effective Dynamic Data Access

  2015influential citation
• A Hybrid-Radix Approach for Efficient Implementation of Folded CORDIC Architectures for FPGA Platforms

  2015cites this paper
• Reconfigurable Computing Architectures

  2015cites this paper
• FPGA Multi-Processor for Sparse Matrix Applications

  2015cites this paper
• A deeply-pipelined FPGA-based SpMV accelerator with a hardware-friendly storage scheme

  2015cites this paper
• On the Memory Wall and Performance of Symmetric Sparse Matrix Vector Multiplications In Different Data Structures on Shared Memory Machines

  2015cites this paper
• Design of fixed angle rotation using CORDIC

  2015cites this paper
• Optimising runtime reconfigurable designs for high performance applications

  2015cites this paper
• Sparse Matrix-Vector Multiplication FPGA Implementation

  2015cites this paper
• Using Multithreaded Techniques to Mask Memory Latency on FPGA Accelerators

  2015cites this paper
• Sparse Matrix Multiplication On An Associative Processor

  2015cites this paper
• Designing Hardware/Software Systems for Embedded High-Performance Computing

  2015cites this paper
• Accelerating SpMV on FPGAs by Compressing Nonzero Values

  2015cites this paper
• An Energy-Efficient Sparse-BLAS Coprocessor using STT-MRAM

  2015influential citation
• Reconfigurable Computing Architectures paper provides an overview of the broad body-of-knowledge developed in the

  2015cites this paper
• Improving SpMV Performance on FPGAs through Lossless Nonzero Compression

  2015cites this paper
• FPGA-Based Scalable Custom Computing Accelerator for Computational Fluid Dynamics Based on Lattice BoltzmannMethod

  2015cites this paper