Deep learning software stacks for analogue in-memory computing-based accelerators

No abstract is available for this paper.

• Publication year

  2025

• Venue

  Nature Reviews Electrical Engineering

• Publication date

  2025-07-02

• Fields of study

  Not labeled

• Identifiers
  DOI 10.1038/s44287-025-00187-1
• External record

  Open on Semantic Scholar

• Source metadata

  Semantic Scholar

• No claims are published for this paper.

• No concepts are published for this paper.

• Improving the Accuracy of Analog-Based In-Memory Computing Accelerators Post-Training

  2024cited by this paper
• LionHeart: A Layer-Based Mapping Framework for Heterogeneous Systems With Analog In-Memory Computing Tiles

  2024cited by this paper
• The inherent adversarial robustness of analog in-memory computing

  2024cited by this paper
• Integrated Hardware Architecture and Device Placement Search

  2024cited by this paper
• Neural architecture search for in-memory computing-based deep learning accelerators

  2024cited by this paper
• CiMLoop: A Flexible, Accurate, and Fast Compute-In-Memory Modeling Tool

  2024cited by this paper
• Memristor-based hardware accelerators for artificial intelligence

  2024cited by this paper
• 34.3 A 22nm 64kb Lightning-Like Hybrid Computing-in-Memory Macro with a Compressed Adder Tree and Analog-Storage Quantizers for Transformer and CNNs

  2024cited by this paper
• Hardware implementation of memristor-based artificial neural networks

  2024cited by this paper
• A Compilation Framework for SRAM Computing-in-Memory Systems With Optimized Weight Mapping and Error Correction

  2024cited by this paper
• A Precision-Optimized Fixed-Point Near-Memory Digital Processing Unit for Analog In-Memory Computing

  2024cited by this paper
• PIMCOMP: An End-to-End DNN Compiler for Processing-In-Memory Accelerators

  2024cited by this paper
• CIM-MLC: A Multi-level Compilation Stack for Computing-In-Memory Accelerators

  2024cited by this paper
• Hardware-aware training for large-scale and diverse deep learning inference workloads using in-memory computing-based accelerators

  2023cited by this paper
• Design of Analog-AI Hardware Accelerators for Transformer-based Language Models (Invited)

  2023cited by this paper
• Hybrid Execution: Combining Ahead-of-Time and Just-in-Time Compilation

  2023cited by this paper
• HTVM: Efficient Neural Network Deployment On Heterogeneous TinyML Platforms

  2023cited by this paper
• A Compilation Tool for Computation Offloading in ReRAM-based CIM Architectures

  2023cited by this paper
• An analog-AI chip for energy-efficient speech recognition and transcription

  2023cited by this paper
• A Heterogeneous and Programmable Compute-In-Memory Accelerator Architecture for Analog-AI Using Dense 2-D Mesh

  2023influential reference
• TensorRT-Based Framework and Optimization Methodology for Deep Learning Inference on Jetson Boards

  2022cited by this paper
• OCC: An Automated End-to-End Machine Learning Optimizing Compiler for Computing-In-Memory

  2022cited by this paper
• A Comprehensive Review on Multi-objective Optimization Techniques: Past, Present and Future

  2022cited by this paper
• A compute-in-memory chip based on resistive random-access memory

  2022cited by this paper
• A 64-core mixed-signal in-memory compute chip based on phase-change memory for deep neural network inference

  2022cited by this paper
• Design Space and Memory Technology Co-exploration for In-Memory Computing Based Machine Learning Accelerators

  2022cited by this paper
• HERMES Core – A 14nm CMOS and PCM-based In-Memory Compute Core using an array of 300ps/LSB Linearized CCO-based ADCs and local digital processing

  2021cited by this paper
• Overview and outlook of emerging non-volatile memories

  2021cited by this paper
• OpenVINO Deep Learning Workbench: A Platform for Model Optimization, Analysis and Deployment

  2020cited by this paper
• TDO-CIM: Transparent Detection and Offloading for Computation In-memory

  2020cited by this paper
• Memory devices and applications for in-memory computing

  2020cited by this paper
• A Survey of Accelerator Architectures for Deep Neural Networks

  2020cited by this paper
• DNN+NeuroSim V2.0: An End-to-End Benchmarking Framework for Compute-in-Memory Accelerators for On-Chip Training

  2020cited by this paper
• Fully hardware-implemented memristor convolutional neural network

  2020cited by this paper
• The Deep Learning Compiler: A Comprehensive Survey

  2020cited by this paper
• Energy-driven design space exploration of tiling-based accelerators for heterogeneous multiprocessor architectures

  2020cited by this paper
• MLIR Primer: A Compiler Infrastructure for the End of Moore’s Law

  2019cited by this paper
• PUMA: A Programmable Ultra-efficient Memristor-based Accelerator for Machine Learning Inference

  2019cited by this paper
• In-Memory Data Parallel Processor

  2018cited by this paper
• Glow: Graph Lowering Compiler Techniques for Neural Networks

  2018cited by this paper
• Intel nGraph: An Intermediate Representation, Compiler, and Executor for Deep Learning

  2018cited by this paper
• TVM: An Automated End-to-End Optimizing Compiler for Deep Learning

  2018cited by this paper
• Relay: a new IR for machine learning frameworks

  2018influential reference
• Hardware-Software Co-Design for an Analog-Digital Accelerator for Machine Learning

  2018cited by this paper
• In-Memory Execution of Compute Kernels Using Flow-Based Memristive Crossbar Computing

  2017cited by this paper
• In-datacenter performance analysis of a tensor processing unit

  2017cited by this paper
• Automatic differentiation in PyTorch

  2017influential reference
• A Domain-Specific Language and Compiler for Computation-in-Memory Skeletons

  2017cited by this paper
• TensorFlow: learning functions at scale

  2016influential reference
• Co-designing accelerators and SoC interfaces using gem5-Aladdin

  2016cited by this paper
• PARADE: A cycle-accurate full-system simulation Platform for Accelerator-Rich Architectural Design and Exploration

  2015cited by this paper
• LLVM: a compilation framework for lifelong program analysis & transformation

  2004cited by this paper

• LogHD: Robust Compression of Hyperdimensional Classifiers via Logarithmic Class-Axis Reduction

  2025cites this paper
• Hardware-Aware Compilation and Simulation for In-Memory Computing

  2025cites this paper
• Efficient transformer adaptation for analog in-memory computing via low-rank adapters

  2024cites this paper