Co-designing accelerators and SoC interfaces using gem5-Aladdin

No abstract is available for this paper.

• Publication year

  2016

• Venue

  Micro

• Publication date

  2016-10-15

• Fields of study

  Computer Science, Engineering

• Identifiers
  DOI 10.1109/MICRO.2016.7783751
• External record

  Open on Semantic Scholar

• Source metadata

  Semantic Scholar

• No claims are published for this paper.

• No concepts are published for this paper.

• ASIC Clouds: Specializing the Datacenter

  2016cited by this paper
• Eyeriss: An Energy-Efficient Reconfigurable Accelerator for Deep Convolutional Neural Networks

  2016cited by this paper
• 14.5 Eyeriss: An energy-efficient reconfigurable accelerator for deep convolutional neural networks

  2016cited by this paper
• Minerva: Enabling Low-Power, Highly-Accurate Deep Neural Network Accelerators

  2016cited by this paper
• Stash: Have your scratchpad and cache it too

  2015cited by this paper
• PARADE: A cycle-accurate full-system simulation Platform for Accelerator-Rich Architectural Design and Exploration

  2015cited by this paper
• NDA: Near-DRAM acceleration architecture leveraging commodity DRAM devices and standard memory modules

  2015cited by this paper
• DeSC: Decoupled supply-compute communication management for heterogeneous architectures

  2015cited by this paper
• Research Infrastructures for Hardware Accelerators

  2015cited by this paper
• gem5-gpu: A Heterogeneous CPU-GPU Simulator

  2015cited by this paper
• Border control: Sandboxing accelerators

  2015cited by this paper
• Toward Cache-Friendly Hardware Accelerators

  2015cited by this paper
• Fusion: Design tradeoffs in coherent cache hierarchies for accelerators

  2015cited by this paper
• Multi-accelerator system development with the ShrinkFit acceleration framework

  2014cited by this paper
• Short-Circuiting Memory Traffic in Handheld Platforms

  2014cited by this paper
• Automatic high-level synthesis of multi-threaded hardware accelerators

  2014cited by this paper
• Sources of error in full-system simulation

  2014cited by this paper
• Multithreaded pipeline synthesis for data-parallel kernels

  2014cited by this paper
• MachSuite: Benchmarks for accelerator design and customized architectures

  2014cited by this paper
• Supporting x86-64 address translation for 100s of GPU lanes

  2014cited by this paper
• DianNao: a small-footprint high-throughput accelerator for ubiquitous machine-learning

  2014cited by this paper
• ISA-independent workload characterization and its implications for specialized architectures

  2013cited by this paper
• Building zynq® accelerators with Vivado® high level synthesis

  2013cited by this paper
• Architectural support for address translation on GPUs: designing memory management units for CPU/GPUs with unified address spaces

  2013cited by this paper
• Thin servers with smart pipes: designing SoC accelerators for memcached

  2013cited by this paper
• Navigating big data with high-throughput, energy-efficient data partitioning

  2013cited by this paper
• Convolution engine: balancing efficiency & flexibility in specialized computing

  2013cited by this paper
• IBM POWER7+ processor on-chip accelerators for cryptography and active memory expansion

  2013cited by this paper
• Heterogeneous system coherence for integrated CPU-GPU systems

  2013cited by this paper
• Reducing GPU offload latency via fine-grained CPU-GPU synchronization

  2013cited by this paper
• Hardware acceleration in the IBM PowerEN processor: architecture and performance

  2012cited by this paper
• The accelerator store: A shared memory framework for accelerator-based systems

  2012cited by this paper
• XIOSim: power-performance modeling of mobile x86 cores

  2012cited by this paper
• Neural Acceleration for General-Purpose Approximate Programs

  2012cited by this paper
• The gem5 simulator

  2011cited by this paper
• Buffer-Integrated-Cache: A cost-effective SRAM architecture for handheld and embedded platforms

  2011cited by this paper
• Understanding sources of ineffciency in general-purpose chips

  2011cited by this paper
• Sniper: Exploring the level of abstraction for scalable and accurate parallel multi-core simulation

  2011cited by this paper
• Conservation cores: reducing the energy of mature computations

  2010cited by this paper
• Single-Chip Heterogeneous Computing: Does the Future Include Custom Logic, FPGAs, and GPGPUs?

  2010cited by this paper
• Cohesion: a hybrid memory model for accelerators

  2010cited by this paper
• Cell Broadband Engine Architecture and its first implementation - A performance view

  2007cited by this paper
• Cell Multiprocessor Communication Network: Built for Speed

  2006cited by this paper
• Memory Bandwidth Limitations of Future Microprocessors

  1996cited by this paper

• Arcalis: Accelerating Remote Procedure Calls Using a Lightweight Near-Cache Solution

  2026cites this paper
• Area Bloating and the Future of Specialization

  2026cites this paper
• Extending gem5 with a Developer-Centric IDE for SoC Architecture Simulation

  2025cites this paper
• Choreographer: A Full-System Framework for Fine-Grained Tasks in Cache Hierarchies

  2025cites this paper
• Fast End-to-End Performance Simulation of Accelerated Hardware-Software Stacks

  2025cites this paper
• gem5-SysXelerator: A Full-System Simulator for Accelerator Architectures

  2025cites this paper
• PRDSE: A Prior-Driven Design Space Exploration Method

  2025cites this paper
• Rhea: a Framework for Fast Design and Validation of RTL Cache-Coherent Memory Subsystems

  2025cites this paper
• FLASH: Deadline-Aware Flexible LLC Arbitration and Scheduling for Hardware Accelerators

  2025cites this paper
• RACER: Avoiding End-to-End Slowdowns in Accelerated Chip Multi-Processors

  2025cites this paper
• DeepCompress-ViT: Rethinking Model Compression to Enhance Efficiency of Vision Transformers at the Edge

  2025cites this paper
• Deep learning software stacks for analogue in-memory computing-based accelerators

  2025cites this paper
• Arches: A Cycle‐Level Hardware Simulation Framework for Exploring Massively Parallel Ray Tracing Architectures

  2025cites this paper
• Large Processor Chip Model

  2025cites this paper
• NoCDAS: A Cycle-Accurate NoC-Based Deep Neural Network Accelerator Simulator

  2025cites this paper
• Adding MFMA Support to gem5

  2025cites this paper
• Gem5-AcceSys: Enabling System-Level Exploration of Standard Interconnects for Novel Accelerators

  2025cites this paper
• CSDSE: An efficient design space exploration framework for deep neural network accelerator based on cooperative search

  2025cites this paper
• Gem5Tune: A Parameter Auto-Tuning Framework for Gem5 Simulator to Reduce Errors

  2024cites this paper
• NDPmulator: Enabling Full-System Simulation for Near-Data Accelerators From Caches to DRAM

  2024cites this paper
• Survey of CPU and memory simulators in computer architecture: A comprehensive analysis including compiler integration and emerging technology applications

  2024cites this paper
• Mozart: Taming Taxes and Composing Accelerators with Shared-Memory

  2024cites this paper
• Thermal Simulation of ML Applications on a Commercial DRAM-Based PIM

  2024cites this paper
• LLMServingSim: A HW/SW Co-Simulation Infrastructure for LLM Inference Serving at Scale

  2024cites this paper
• A Comparative Study on Simulation Frameworks for AI Accelerator Evaluation

  2024cites this paper
• LCM: LLM-focused Hybrid SPM-cache Architecture with Cache Management for Multi-Core AI Accelerators

  2024cites this paper
• gem5-NVDLA: A Simulation Framework for Compiling, Scheduling, and Architecture Evaluation on AI System-on-Chips

  2024cites this paper
• Gem5-MARVEL: Microarchitecture-Level Resilience Analysis of Heterogeneous SoC Architectures

  2024cites this paper
• gem5-accel: A Pre-RTL Simulation Toolchain for Accelerator Architecture Validation

  2024cites this paper
• Domain-Specific STT-MRAM-Based In-Memory Computing: A Survey

  2024cites this paper
• RELIEF: Relieving Memory Pressure In SoCs Via Data Movement-Aware Accelerator Scheduling

  2024cites this paper
• Exploring the Architecture of Multiple GEMM Accelerators in Heterogeneous Systems

  2023cites this paper
• RETROSPECTIVE: Aladdin: a Pre-RTL, Power-Performance Accelerator Simulator Enabling Large Design Space Exploration of Customized Architectures

  2023cites this paper
• Coupled Data Prefetch and Cache Partitioning Scheme for CPU-Accelerator System

  2023cites this paper
• HARP: Hardware-Based Pseudo-Tiling for Sparse Matrix Multiplication Accelerator

  2023cites this paper
• ERAS: A Flexible and Scalable Framework for Seamless Integration of RTL Models with Structural Simulation Toolkit

  2023cites this paper
• mNPUsim: Evaluating the Effect of Sharing Resources in Multi-core NPUs

  2023cites this paper
• NeuralMatrix: Moving Entire Neural Networks to General Matrix Multiplication for Efficient Inference

  2023cites this paper
• CEDR-API: Productive, Performant Programming of Domain-Specific Embedded Systems

  2023cites this paper
• NPS: A Framework for Accurate Program Sampling Using Graph Neural Network

  2023cites this paper
• K-D Bonsai: ISA-Extensions to Compress K-D Trees for Autonomous Driving Tasks

  2023cites this paper
• Trireme: Exploration of Hierarchical Multi-level Parallelism for Hardware Acceleration

  2023cites this paper
• Sky-Sorter: A Processing-in-Memory Architecture for Large-Scale Sorting

  2023cites this paper
• Trireme: Exploring Hierarchical Multi-Level Parallelism for Domain Specific Hardware Acceleration

  2022cites this paper
• CEDR: A Compiler-integrated, Extensible DSSoC Runtime

  2022cites this paper
• Resource-demand Estimation for Edge Tensor Processing Units

  2022cites this paper
• Scale-CIM: Precision-scalable computing-in-memory for energy-efficient quantized neural networks

  2022cites this paper
• SECDA-TFLite: A toolkit for efficient development of FPGA-based DNN accelerators for edge inference

  2022cites this paper
• NNASIM: An Efficient Event-Driven Simulator for DNN Accelerators with Accurate Timing and Area Models

  2022cites this paper
• Theta-Resonance: A Single-Step Reinforcement Learning Method for Design Space Exploration

  2022cites this paper
• An architecture interface and offload model for low-overhead, near-data, distributed accelerators

  2022cites this paper
• DeepBurning-SEG: Generating DNN Accelerators of Segment-Grained Pipeline Architecture

  2022cites this paper
• The Championship Simulator: Architectural Simulation for Education and Competition

  2022cites this paper
• Domain-Specific Architectures: Research Problems and Promising Approaches

  2022cites this paper
• Architecture and Application Co-Design for Beyond-FPGA Reconfigurable Acceleration Devices

  2022cites this paper
• CASPHAr: Cache-Managed Accelerator Staging and Pipelining in Heterogeneous System Architectures

  2022cites this paper
• FARSI: An Early-stage Design Space Exploration Framework to Tame the Domain-specific System-on-chip Complexity

  2022cites this paper
• ACDSE: A Design Space Exploration Method for CNN Accelerator based on Adaptive Compression Mechanism

  2022cites this paper
• GNURadio and CEDR: Runtime Scheduling to Heterogeneous Accelerators

  2022cites this paper
• Low Overhead Remote Procedure Call System for Saturn DSP

  2022cites this paper
• FARSI: An Early-stage Design Space Exploration Framework to Tame the Domain-specific System-on-chip Complexity

  2022cites this paper
• Analyzing the Hardware-Software Implications of Multi-modal DNN Workloads using MMBench

  2022cites this paper
• Compiler-Driven Simulation of Reconfigurable Hardware Accelerators

  2022cites this paper
• End-to-end Mapping in Heterogeneous Systems Using Graph Representation Learning

  2022cites this paper
• Bifrost: End-to-End Evaluation and optimization of Reconfigurable DNN Accelerators

  2022cites this paper
• Plasticity-on-Chip Design: Exploiting Self-Similarity for Data Communications

  2021cites this paper
• EXMA: A Genomics Accelerator for Exact-Matching

  2021cites this paper
• SynCron: Efficient Synchronization Support for Near-Data-Processing Architectures

  2021cites this paper
• Design Space Exploration of Heterogeneous-Accelerator SoCs with Hyperparameter Optimization

  2021influential citation
• Hardware Accelerator Integration Tradeoffs for High-Performance Computing: A Case Study of GEMM Acceleration in N-Body Methods

  2021cites this paper
• Compiler Infrastructure for Specializing Domain-Specific Memory Templates

  2021cites this paper
• Improving HLS with Shared Accelerators: A Retrospective

  2021cites this paper
• Design Space Optimization of Shared Memory Architecture in Accelerator-rich Systems

  2021influential citation
• Architecture-Level Energy Estimation for Heterogeneous Computing Systems

  2021cites this paper
• Power/Performance/Area Evaluations for Next-Generation HPC Processors using the A64FX Chip

  2021cites this paper
• HASCO: Towards Agile HArdware and Software CO-design for Tensor Computation

  2021cites this paper
• A System-Level Exploration of Binary Neural Network Accelerators with Monolithic 3D Based Compute-in-Memory SRAM

  2021influential citation
• D EEP G RAPH L EARNING FOR P ROGRAM A NALYSIS AND S YSTEM O PTIMIZATION

  2021cites this paper
• A Hierarchical Task Scheduler for Heterogeneous Computing

  2021cites this paper
• ERDSE: efficient reinforcement learning based design space exploration method for CNN accelerator on resource limited platform

  2021cites this paper
• Cohmeleon: Learning-Based Orchestration of Accelerator Coherence in Heterogeneous SoCs

  2021cites this paper
• SECDA: Efficient Hardware/Software Co-Design of FPGA-based DNN Accelerators for Edge Inference

  2021cites this paper
• gem5 + rtl: A Framework to Enable RTL Models Inside a Full-System Simulator

  2021cites this paper
• NOVIA: A Framework for Discovering Non-Conventional Inline Accelerators

  2021cites this paper
• Cerebros: Evading the RPC Tax in Datacenters

  2021cites this paper
• Early DSE and Automatic Generation of Coarse-grained Merged Accelerators

  2021cites this paper
• BoGraph: Structured Bayesian Optimization From Logs for Systems with High-dimensional Parameter Space

  2021cites this paper
• BoGraph: structured bayesian optimization from logs for expensive systems with many parameters

  2021cites this paper
• The future of computing beyond Moore’s Law

  2020cites this paper
• A Primer on Memory Consistency and Cache Coherence, Second Edition

  2020cites this paper
• A combined fast/cycle accurate simulation tool for reconfigurable accelerator evaluation: application to distributed data management

  2020cites this paper
• Soft Error Reliability Using Virtual Platforms: Early Evaluation of Multicore Systems

  2020cites this paper
• gem5-SALAM: A System Architecture for LLVM-based Accelerator Modeling

  2020influential citation
• NATSA: A Near-Data Processing Accelerator for Time Series Analysis

  2020cites this paper
• ConfuciuX: Autonomous Hardware Resource Assignment for DNN Accelerators using Reinforcement Learning

  2020cites this paper
• Partition Pruning: Parallelization-Aware Pruning for Dense Neural Networks

  2020cites this paper
• A comprehensive methodology to determine optimal coherence interfaces for many-accelerator SoCs

  2020influential citation
• Transaction-level Model Simulator for Communication-Limited Accelerators

  2020cites this paper
• The gem5 Simulator: Version 20.0+

  2020cites this paper
• MemFlow: Memory-Driven Data Scheduling With Datapath Co-Design in Accelerators for Large-Scale Inference Applications

  2020cites this paper