Single-Chip Heterogeneous Computing: Does the Future Include Custom Logic, FPGAs, and GPGPUs?

No abstract is available for this paper.

• Publication year

  2010

• Venue

  Micro

• Publication date

  2010-12-04

• Fields of study

  Computer Science, Engineering

• Identifiers
  DOI 10.1109/MICRO.2010.36
• External record

  Open on Semantic Scholar

• Source metadata

  Semantic Scholar

• No claims are published for this paper.

• No concepts are published for this paper.

• Debunking the 100X GPU vs. CPU myth: an evaluation of throughput computing on CPU and GPU

  2010cited by this paper
• POWER7: IBM's next generation server processor

  2010cited by this paper
• Modeling critical sections in Amdahl's law and its implications for multicore design

  2010cited by this paper
• Accelerating Critical Section Execution with Asymmetric Multicore Architectures

  2010cited by this paper
• Conservation cores: reducing the energy of mature computations

  2010influential reference
• On the Interplay of Parallelization, Program Performance, and Energy Consumption

  2010cited by this paper
• Scaling the bandwidth wall: challenges in and avenues for CMP scaling

  2009cited by this paper
• Accelerating SPICE Model-Evaluation using FPGAs

  2009cited by this paper
• A comparison of CPUs, GPUs, FPGAs, and massively parallel processor arrays for random number generation

  2009cited by this paper
• Performance and power of cache-based reconfigurable computing

  2009cited by this paper
• Chip multiprocessors for server workloads

  2009cited by this paper
• Reconciling specialization and flexibility through compound circuits

  2009cited by this paper
• Larrabee: a many-core x86 architecture for visual computing

  2008cited by this paper
• Extending Amdahl's Law for Energy-Efficient Computing in the Many-Core Era

  2008cited by this paper
• Efficient Embedded Computing

  2008cited by this paper
• Amdahl's Law in the Multicore Era

  2008influential reference
• The PARSEC benchmark suite: Characterization and architectural implications

  2008cited by this paper
• Formal datapath representation and manipulation for implementing DSP transforms

  2008cited by this paper
• Accelerating Compute-Intensive Applications with GPUs and FPGAs

  2008cited by this paper
• Package Technology to Address the Memory Bandwidth Challenge for Terascale Computing

  2007cited by this paper
• Core fusion: accommodating software diversity in chip multiprocessors

  2007cited by this paper
• Amdahl’s Law Revisited for Single Chip Systems

  2007cited by this paper
• Reconfigurable Computing: The Theory and Practice of FPGA-Based Computation

  2007cited by this paper
• On-Chip Interconnection Architecture of the Tile Processor

  2007cited by this paper
• Performance, power efficiency and scalability of asymmetric cluster chip multiprocessors

  2006cited by this paper
• Measuring the Gap Between FPGAs and ASICs

  2006cited by this paper
• Tartan: evaluating spatial computation for whole program execution

  2006cited by this paper
• Energy per Instruction Trends in Intel ® Microprocessors

  2006cited by this paper
• Heterogeneous chip multiprocessors

  2005cited by this paper
• Scaling, power, and the future of CMOS

  2005cited by this paper
• SPIRAL: Code Generation for DSP Transforms

  2005cited by this paper
• Maximizing CMP throughput with mediocre cores

  2005cited by this paper
• The Cell Processor Architecture

  2005cited by this paper
• Evaluating the Imagine stream architecture

  2004cited by this paper
• GPGPU: general purpose computation on graphics hardware

  2004cited by this paper
• The AMD Opteron Processor for Multiprocessor Servers

  2003cited by this paper
• Merrimac: Supercomputing with Streams

  2003cited by this paper
• Power: A First-Class Architectural Design Constraint

  2001cited by this paper
• Multiple-banked register file architectures

  2000cited by this paper
• CHIMAERA: a high-performance architecture with a tightly-coupled reconfigurable functional unit

  2000cited by this paper
• PipeRench: a coprocessor for streaming multimedia acceleration

  1999cited by this paper
• New microarchitecture challenges in the coming generations of CMOS process technologies (keynote address)(abstract only)

  1999cited by this paper
• Garp: a MIPS processor with a reconfigurable coprocessor

  1997cited by this paper
• RaPiD - Reconfigurable Pipelined Datapath

  1996cited by this paper
• Heterogeneous Computing Machines and Amdahl's Law

  1996cited by this paper
• A high-performance microarchitecture with hardware-programmable functional units

  1994cited by this paper
• Reevaluating Amdahl's law

  1988cited by this paper
• Validity of the Single Processor Approach to Achieving Large Scale Computing Capabilities

  1967cited by this paper
• Validity of the single processor approach to achieving large scale computing capabilities

  1967cited by this paper

• Memory Sandbox 2.0: A Framework for Enabling HBM2e vs HBM2 Performance and Telemetry Analysis on Xilinx FPGAs

  2025cites this paper
• TPE: XPU-Point: Simulator-Agnostic Sample Selection Methodology for Heterogeneous CPU-GPU Applications

  2025cites this paper
• Does Accurate Real-Time AI Need Edge Offload?

  2025cites this paper
• Energy aware computer vision algorithm deployment on heterogeneous architectures

  2025cites this paper
• Memory Sandbox: A Versatile Tool for Analyzing and Optimizing HBM Performance in FPGA

  2024cites this paper
• A Routability-Driven Ultrascale FPGA Macro Placer with Complex Design Constraints

  2024cites this paper
• The OODA Loop of Cloudlet-Based Autonomous Drones

  2024cites this paper
• Heterogeneous ALU Architecture - Power Aware System

  2023cites this paper
• Duet: Creating Harmony between Processors and Embedded FPGAs

  2023cites this paper
• PyTPU: Migration of Python Code for Heterogenous Acceleration with Automated Test Generation

  2023cites this paper
• A Survey on Memory-centric Computer Architectures

  2022cites this paper
• The Potential of SoC FPAAs for Emerging Ultra-Low-Power Machine Learning

  2022cites this paper
• Improving Edge Elasticity via Decode Offload

  2022cites this paper
• Why is FPGA-GPU Heterogeneity the Best Option for Embedded Deep Neural Networks?

  2021cites this paper
• Coarse Grained FPGA Overlay for Rapid Just-In-Time Accelerator Compilation

  2021cites this paper
• HeteroFuzz: fuzz testing to detect platform dependent divergence for heterogeneous applications

  2021cites this paper
• Opportunities For A Hardware-Based OPC UA Server Implementation In Industry 4.0

  2021cites this paper
• The Role of Edge Offload for Hardware-Accelerated Mobile Devices

  2021cites this paper
• Alternative Paradigms of Computation

  2021influential citation
• PRGA: An Open-Source FPGA Research and Prototyping Framework

  2021cites this paper
• The Role of Edge Offload for Hardware - Accelerated Mobile Devices

  2021cites this paper
• on System-level Design Methods for Deep Learning on Heterogeneous Architectures (SLOHA 2021)

  2021cites this paper
• High-Performance Simultaneous Multiprocessing for Heterogeneous System-on-Chip

  2020cites this paper
• A Simple Cache Coherence Scheme for Integrated CPU-GPU Systems

  2020cites this paper
• Automated Design of FPGAs Facilitated by Cycle-Free Routing

  2020cites this paper
• HeteroRefactor: Refactoring for Heterogeneous Computing with FPGA

  2020cites this paper
• Energy aware edge computing: A survey

  2020cites this paper
• A functional approach to heterogeneous computing in embedded systems

  2020influential citation
• Accelerometer: Understanding Acceleration Opportunities for Data Center Overheads at Hyperscale

  2020cites this paper
• Bayesian Optimization for Efficient Accelerator Synthesis

  2020cites this paper
• ALPHA: A Learning-Enabled High-Performance Network-on-Chip Router Design for Heterogeneous Manycore Architectures

  2020cites this paper
• Architecturally truly diverse systems: A review

  2020cites this paper
• A New Core Level Utilization Algorithm for Energy-Efficient Multicore Systems

  2020cites this paper
• Amdahl's law in the context of heterogeneous many-core systems - a survey

  2020cites this paper
• Hardware acceleration of multibody simulations for real-time embedded applications

  2020cites this paper
• Understanding and Estimating Uncertainties and Risks in Architecture Design: from Analytical Analysis to Detailed Simulation

  2019cites this paper
• HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Reconfigurable Computing

  2019cites this paper
• Language Support for Navigating Architecture Design in Closed Form

  2019cites this paper
• Power modeling and architectural techniques for energy-efficient GPUs

  2019cites this paper
• Regional Clock Tree Generation by Abutment in Synchoros VLSI Design

  2019cites this paper
• A new system architecture for heterogeneous compute units

  2019cites this paper
• Edge Computing: State-of-the-Art and Future Directions

  2019cites this paper
• SneakySnake: A Fast and Accurate Universal Genome Pre-Alignment Filter for CPUs, GPUs, and FPGAs

  2019cites this paper
• Thermal-aware Test Scheduling Strategy for Network-on-Chip based Systems

  2019cites this paper
• Automatic Generation Tool of FPGA Components for Robots

  2019cites this paper
• Efficient Memory Access and Synchronization in NoC-based Many-core Processors

  2019influential citation
• FPGA Virtualization Mechanism Based on Heterogeneous Zynq Platforms

  2019cites this paper
• A Case For Asymmetric Processing in Memory

  2019cites this paper
• A Bandwidth Reservation Mechanism for AXI-Based Hardware Accelerators on FPGAs

  2019cites this paper
• Hard Real-Time Capable OPC UA Server as Hardware Peripheral for Single Chip IoT Systems

  2019cites this paper
• QZFS: QAT Accelerated Compression in File System for Application Agnostic and Cost Efficient Data Storage

  2019cites this paper
• Computation-in-Memory based on Memristive Devices

  2019influential citation
• Cooperative CPU, GPU, and FPGA heterogeneous execution with EngineCL

  2019cites this paper
• FPGA Components for Integrating FPGAs into Robot Systems

  2018influential citation
• Offloading C++17 Parallel STL on System Shared Virtual Memory Platforms

  2018cites this paper
• Making BREAD: Biomimetic Strategies for Artificial Intelligence Now and in the Future

  2018cites this paper
• Stitch-X: An Accelerator Architecture for Exploiting Unstructured Sparsity in Deep Neural Networks

  2018cites this paper
• Towards Breaking the Memory Bandwidth Wall Using Approximate Value Prediction

  2018cites this paper
• Charm: A Language for Closed-Form High-Level Architecture Modeling

  2018influential citation
• A Variable-Size FFT Hardware Accelerator Based on Matrix Transposition

  2018cites this paper
• Efficient fault tolerance for selected scientific computing algorithms on heterogeneous and approximate computer architectures

  2018cites this paper
• Optimal Task Scheduling for Distributed Cluster With Active Storage Devices and Accelerated Nodes

  2018cites this paper
• Application of Laser Sensor in Urban Vehicle Type Detection

  2018cites this paper
• Performance-Portable Benchmarking Methods for Investigating Heterogeneous Computing Platforms

  2018cites this paper
• Simultaneous multiprocessing in a software-defined heterogeneous FPGA

  2018cites this paper
• Scalable Light-Weight Integration of FPGA Based Accelerators with Chip Multi-Processors

  2018cites this paper
• Auto-tuning Hybrid CPU-GPU Execution of Algorithmic Skeletons in SkePU

  2018cites this paper
• Using Reconfigurable Hardware to Fight Dark Silicon

  2018cites this paper
• High performance cloud computing on multicore computers

  2018cites this paper
• FlexCL: A Model of Performance and Power for OpenCL Workloads on FPGAs

  2018cites this paper
• This Architecture Tastes Like Microarchitecture

  2018cites this paper
• Artificial Neural Network Based Prediction Mechanism for Wireless Network on Chips Medium Access Control

  2017cites this paper
• LogCA: A high-level performance model for hardware accelerators

  2017cites this paper
• A hybrid fixed-function and microprocessor solution for high-throughput broad-phase collision detection

  2017cites this paper
• Interleaved logic-in-memory architecture for energy-efficient fine-grained data processing

  2017cites this paper
• PeaPaw

  2017cites this paper
• pvFPGA: paravirtualising an FPGA-based hardware accelerator towards general purpose computing

  2017cites this paper
• Performance and Energy Aware Workload Partitioning on Heterogeneous Platforms

  2017cites this paper
• Towards Enhancing Performance, Programmability, and Portability in Heterogeneous Computing

  2017cites this paper
• Task Scheduling for Heterogeneous Multicore Systems

  2017cites this paper
• Architectural Support for Medical Imaging

  2017cites this paper
• Robust and Traffic Aware Medium Access Control Mechanisms for Energy-Efficient mm-Wave Wireless Network-on-Chip Architectures

  2017cites this paper
• The SiLago Solution: Architecture and Design Methods for a Heterogeneous Dark Silicon Aware Coarse Grain Reconfigurable Fabric

  2017cites this paper
• Multi-tasking scheduling for heterogeneous systems

  2017cites this paper
• Exploiting Hardware Abstraction for Parallel Programming Framework: Platform and Multitasking

  2017cites this paper
• Estimating and Understanding Architectural Risk

  2017cites this paper
• Improving Performance of Dense Linear Algebra with Multi-core Architecture

  2017cites this paper
• The need for heterogeneous network-on-chip architectures with GPGPUs: A case study with photonic interconnects

  2017cites this paper
• Priority-Aware Near-Optimal Scheduling for Heterogeneous Multi-Core Systems with Specialized Accelerators

  2017cites this paper
• MultiAmdahl: Optimal Resource Allocation in Heterogeneous Architectures

  2017influential citation
• Collaborative Computing for Heterogeneous Integrated Systems

  2017cites this paper
• Lyra2: password hashing scheme with improved security against time-memory trade-offs.

  2017cites this paper
• Core Level Utilization for Achieving Energy Efficiency in Heterogeneous Systems

  2017cites this paper
• Rethinking Multicore Application Scalability on Big Virtual Machines

  2017cites this paper
• Faux Vector Processor Design Using FPGA-Based Cores by Diwas Timilsina

  2017cites this paper
• Designing Efficient Parallel Processing in 3D Standard-Chip Stacking System with Standard Bus

  2017cites this paper
• Lumos+: Rapid, pre-RTL design space exploration on accelerator-rich heterogeneous architectures with reconfigurable logic

  2016cites this paper
• FPGA based Efficient Routing Implementation of programmable Network on chip

  2016cites this paper
• Efficient mixed implementation method for audio source tracking

  2016cites this paper
• Measurement-Driven Methodology for Evaluating Processor Heterogeneity Options for Power-Performance Efficiency

  2016cites this paper