Short-Circuiting Memory Traffic in Handheld Platforms

No abstract is available for this paper.

• Publication year

  2014

• Venue

  Micro

• Publication date

  2014-12-13

• Fields of study

  Computer Science, Engineering

• Identifiers
  DOI 10.1109/MICRO.2014.60
• External record

  Open on Semantic Scholar

• Source metadata

  Semantic Scholar

• No claims are published for this paper.

• No concepts are published for this paper.

• GemDroid: a framework to evaluate mobile platforms

  2014cited by this paper
• Samsung Galaxy S5

  2014cited by this paper
• apple iphone 5s

  2013cited by this paper
• A hybrid display frame buffer architecture for energy efficient display subsystems

  2013cited by this paper
• samsung galaxy s5

  2013cited by this paper
• High-performance and energy-efficient mobile web browsing on big/little systems

  2013cited by this paper
• OWL: cooperative thread array aware scheduling techniques for improving GPGPU performance

  2013cited by this paper
• A QoS-aware memory controller for dynamically balancing GPU and CPU bandwidth use in an MPSoC

  2012cited by this paper
• PARDIS: A programmable memory controller for the DDRx interfacing standards

  2012cited by this paper
• Power management architecture of the 2nd generation Intel® Core microarchitecture, formerly codenamed Sandy Bridge

  2011cited by this paper
• DRAMSim2: A Cycle Accurate Memory System Simulator

  2011cited by this paper
• Full-system analysis and characterization of interactive smartphone applications

  2011cited by this paper
• A fully integrated multi-CPU, GPU and memory controller 32nm processor

  2011cited by this paper
• A data layout optimization framework for NUCA-based multicores

  2011cited by this paper
• Mapping of applications to MPSoCs

  2011cited by this paper
• Markov-optimal sensing policy for user state estimation in mobile devices

  2010cited by this paper
• Thread Cluster Memory Scheduling: Exploiting Differences in Memory Access Behavior

  2010cited by this paper
• Aérgia: exploiting packet latency slack in on-chip networks

  2010cited by this paper
• Overview of the Scalable Video Coding Extension of the H . 264 / AVC Standard

  2010cited by this paper
• Communication-aware heuristics for run-time task mapping on NoC-based MPSoC platforms

  2010cited by this paper
• Cache Hierarchy and Memory Subsystem of the AMD Opteron Processor

  2010cited by this paper
• ATLAS: A scalable and high-performance scheduling algorithm for multiple memory controllers

  2010cited by this paper
• Energy consumption in mobile phones: a measurement study and implications for network applications

  2009cited by this paper
• GPU technology trends and future requirements

  2009cited by this paper
• Temperature Aware Task Scheduling in MPSoCs

  2007cited by this paper
• Predator: A predictable SDRAM memory controller

  2007cited by this paper
• Limiting the power consumption of main memory

  2007cited by this paper
• SPM conscious loop scheduling for embedded chip multiprocessors

  2006cited by this paper
• Integrated scratchpad memory optimization and task scheduling for MPSoC architectures

  2006cited by this paper
• Essential issues in SOC design : designing Complex Systems-on-Chip

  2006cited by this paper
• System-on-Chip: Reuse and Integration

  2006cited by this paper
• Scalable store-load forwarding via store queue index prediction

  2005cited by this paper
• Exploiting inter-processor data sharing for improving behavior of multi-processor SoCs

  2005cited by this paper
• A compressed frame buffer to reduce display power consumption in mobile systems

  2004cited by this paper
• The AMD Opteron Processor for Multiprocessor Servers

  2003cited by this paper
• Texture compression using low-frequency signal modulation

  2003cited by this paper
• A stream compiler for communication-exposed architectures

  2002cited by this paper
• Exploiting shared scratch pad memory space in embedded multiprocessor systems

  2002cited by this paper
• Memory Bypassing: Not Worth the Effort

  2002cited by this paper
• Cacti 3. 0: an integrated cache timing, power, and area model

  2001cited by this paper
• Memory access scheduling

  2000cited by this paper
• New tiling techniques to improve cache temporal locality

  1999cited by this paper
• Maximizing parallelism and minimizing synchronization with affine transforms

  1997cited by this paper

• SaaP: Rearchitect SoC-as-a-Processor to Orchestrate Hardware Heterogeneity

  2025cites this paper
• RELIEF: Relieving Memory Pressure In SoCs Via Data Movement-Aware Accelerator Scheduling

  2024cites this paper
• BurstLink: Techniques for Energy-Efficient Conventional and Virtual Reality Video Display

  2021influential citation
• Dataflow Accelerator Architecture for Autonomous Machine Computing (Invited Paper)

  2021cites this paper
• BurstLink: Techniques for Energy-Efficient Video Display for Conventional and Virtual Reality Systems

  2021influential citation
• Neksus: An Interconnect for Heterogeneous System-In-Package Architectures

  2020influential citation
• Fifer: Tackling Resource Underutilization in the Serverless Era

  2020cites this paper
• Building the Computing System for Autonomous Micromobility Vehicles: Design Constraints and Architectural Optimizations

  2020cites this paper
• Mesorasi: Architecture Support for Point Cloud Analytics via Delayed-Aggregation

  2020cites this paper
• Distilling the Essence of Raw Video to Reduce Memory Usage and Energy at Edge Devices

  2019cites this paper
• Emerald: Graphics Modeling for SoC Systems

  2019cites this paper
• IP-aware cache partition and replacement scheme for mobile computing devices

  2019cites this paper
• Race-To-Sleep + Content Caching + Display Caching: A Recipe for Energy-efficient Video Streaming on Handhelds

  2017cites this paper
• FlowPaP and FlowReR

  2017influential citation
• Bridging the Gap Between Mobile CPU Design and User Satisfaction Via Crowdsourcing by Matthew

  2016cites this paper
• Mobile CPU's rise to power: Quantifying the impact of generational mobile CPU design trends on performance, energy, and user satisfaction

  2016cites this paper
• DASH

  2016cites this paper
• Co-designing accelerators and SoC interfaces using gem5-Aladdin

  2016cites this paper
• Design and Modeling of Specialized Architectures

  2016cites this paper
• VIP: Virtualizing IP chains on handheld platforms

  2015influential citation