An Elementary Processor Architecture with Simultaneous Instruction Issuing from Multiple Threads

No abstract is available for this paper.

• Publication year

  1992

• Venue

  [1992] Proceedings the 19th Annual International Symposium on Computer Architecture

• Publication date

  1992-04-01

• Fields of study

  Computer Science

• Identifiers
  DOI 10.1145/139669.139710
• External record

  Open on Semantic Scholar

• Source metadata

  Semantic Scholar

• No claims are published for this paper.

• No concepts are published for this paper.

• An efficient algorithm for exploiting multiple arithmetic units

  1995cited by this paper
• Strategies for achieving improved processor throughput

  1991influential reference
• A Benchmark Evaluation of a Multi-threaded RISC Processor Architecture

  1991cited by this paper
• The Concurrent Execution of Multiple Instruction Streams on Superscalar Processors

  1991cited by this paper
• Boosting beyond static scheduling in a superscalar processor

  1990cited by this paper
• APRIL: a processor architecture for multiprocessing

  1990influential reference
• SIMP (single Instruction Stream/multiple Instruction Pipelining): A Novel High-speed Single-processor Architecture

  1989cited by this paper
• Can Dataflow Subsume Von Neumann Computing?

  1989cited by this paper
• Exploring The Benefits Of Multiple Hardware Contexts In A Multiprocessor Architecture: Preliminary Results

  1989cited by this paper
• Scheduling Sequential Loops on Parallel Processors

  1988cited by this paper
• Toward a dataflow/von Neumann hybrid architecture

  1988cited by this paper
• MASA: a multithreaded processor architecture for parallel symbolic computing

  1988influential reference
• A processor architecture for Horizon

  1988cited by this paper
• A pipelined, shared resource MIMD computer

  1986influential reference
• A Fortran compiler for the FPS-164 scientific computer

  1984cited by this paper
• Computer and job-shop scheduling theory

  1976cited by this paper

• SHADOW: Simultaneous Multi-Threading Architecture with Asymmetric Threads

  2025cites this paper
• Improving performance of simultaneous multithreading CPUs using autonomous control of speculative traces

  2024cites this paper
• Write Buffer Partitioning with Rename Register Capping in Multithreaded Cores

  2023cites this paper
• Performance Evaluation on Parallel Speculation-Based Construction of a Binary Search Tree

  2023cites this paper
• The Advance and Analysis of Memory allocations

  2022cites this paper
• Reducing the Repairing Penalty on Misspeculation in Thread-Level Speculation

  2021cites this paper
• Reinforcement learning-based register renaming policy for simultaneous multithreading CPUs

  2021cites this paper
• Decoupling Computation and Result Write-Back for Thread-Level Parallelization

  2020cites this paper
• A Modified Parallel Heapsort Algorithm

  2020cites this paper
• Shelving a Code Block for Thread-Level Speculation

  2019influential citation
• Performance Evaluation of Parallel Heapsort Programs

  2019cites this paper
• Concurrency and Security Verification in Heterogeneous Parallel Systems

  2019cites this paper
• On the Design of Time-Constrained and Buffer-Optimal Self-Timed Pipelines

  2019cites this paper
• Dynamic capping of rename registers for SMT processors

  2019cites this paper
• A high-performance main-memory query engine on emerging many-core processors

  2018cites this paper
• Design Space Exploration for Implementing a Software-Based Speculative Memory System

  2018cites this paper
• System performance enhancement with thread suspension for simultaneous multi-threading processors

  2018cites this paper
• Parallelizing the Construction of a k-Dimensional Tree

  2018cites this paper
• An integrated autonomous control mechanism to optimize sharing of multiple resources in Simultaneous Multi-Threading processors

  2018cites this paper
• A controlled fetching technique for effective management of shared resources in SMT processors

  2018cites this paper
• A software implementation of speculative memory

  2017cites this paper
• Nanopore sequencing technology and tools for genome assembly: computational analysis of the current state, bottlenecks and future directions

  2017cites this paper
• Nanopore Sequencing Technology and Tools: Computational Analysis of the Current State, Bottlenecks, and Future Directions

  2017cites this paper
• Efficient resource sharing algorithm for physical register file in simultaneous multi-threading processors

  2016cites this paper
• Improving Resource Utilization by Curbing Speculative Trace Progression in Simultaneous Multi-Threading CPUs

  2016cites this paper
• Performance Enhancement with Speculative-Trace Capping at Different Pipeline Stages in Simultaneous Multi-Threading Processors

  2016cites this paper
• An Intelligent Resource Sharing Protocol on Write Buffers in Simultaneous Multi-Threading Processors

  2016cites this paper
• Speculative memory: An architectural support for explicit speculations in multithreaded programming

  2016cites this paper
• Autonomous Issue Queue Distribution Control for Simultaneous Multi-Threading CPUs

  2015cites this paper
• Intelligent Usage Management of Shared Resources in Simultaneous Multi-Threading Processors

  2015cites this paper
• Transit: A Visual Analytical Model for Multithreaded Machines

  2015cites this paper
• Prioritizing Write Buffer Occupancy in Simultaneous Multithreading Processors

  2015cites this paper
• An Overview of Selected Heterogeneous and Reconfigurable Architectures

  2015cites this paper
• Automatic SMT threading for OpenMP applications on the Intel Xeon Phi co-processor

  2014cites this paper
• Autonomous control of issue queue utilization for simultaneous multi-threading processors

  2014cites this paper
• Optimizing SIMD execution in HW/SW co-designed processors

  2014cites this paper
• Performance and energy efficiency via an adaptive MorphCore architecture

  2014cites this paper
• Capping Speculative Traces to Improve Performance in Simultaneous Multi-threading CPUs

  2013cites this paper
• Buffer Sharing Control in SMT Processors

  2013cites this paper
• MorphCore: An Energy-Efficient Microarchitecture for High Performance ILP and High Throughput TLP

  2012cites this paper
• Vers des noyaux de calcul intensif pérennes

  2012cites this paper
• An overview of selected hybrid and reconfigurable architectures

  2012cites this paper
• Profiling and scalability of the high resolution NCEP model for weather and climate simulations

  2012cites this paper
• Multi-Threaded Processors.

  2011cites this paper
• Utilization-Based Resource Partitioning for Power-Performance Efficiency in SMT Processors

  2011cites this paper
• Introduction to reconfigurable computing - architectures, algorithms, and applications

  2010cites this paper
• Managing resources for high performance and low energy in general-purpose processors

  2010cites this paper
• Online Low-Cost Defect Tolerance Solutions for Microprocessor Designs

  2009cites this paper
• A Flexible Software-Based Framework for Online Detection of Hardware Defects

  2009cites this paper
• Architecture design and functional verification of simultaneous multithreading processor

  2009cites this paper
• Heterogeneity-awareness in multithreaded multicore processors

  2009cites this paper
• A Dual-Threaded Architecture for Interval Arithmetic Coprocessor with Shared Floating Point Units

  2008cites this paper
• Local Adaptive Resource Scheduling for Internet-Based Computation on SMT Platform

  2008cites this paper
• PowerSMT: Ferramenta para Análise de Consumo de Potência em Arquiteturas SMT

  2008cites this paper
• A Dissipative Resource Distribution policy for SMT processors

  2008cites this paper
• An Adaptive Resource Partitioning Algorithm for SMT processors

  2008cites this paper
• Gerenciamento Automático de Recursos Reconfiguráveis Visando a Redução de Área e do Consumo de Potência em Dispositivos Embarcados

  2008cites this paper
• A spatially triggered dissipative resource distribution policy for SMT processors

  2008influential citation
• Analysis and architectural support for parallel stateful packet processing

  2008cites this paper
• MSc THESIS Design Considerations for High Performance

  2007cites this paper
• Running Parallel Applications on an MPWith Multithreaded Superscalar

  2007cites this paper
• Design of adaptive multiprocessor on chip systems

  2007cites this paper
• Superconductor Multithreaded Subsystem for Peta ops

  2007cites this paper
• Exploring the Cache Design Space in a Multithreaded Processor

  2007cites this paper
• PUMP : A New Architecture for Multithreaded Processors

  2007cites this paper
• Software Simultaneous Multi-Threading, a Technique to Exploit Task-Level Parallelism to Improve Instruction- and Data-Level Parallelism

  2006cites this paper
• Adaptive dynamic thread scheduling for simultaneous multithreaded architectures with a detector thread

  2006cites this paper
• Efficient runahead execution processors

  2006cites this paper
• Low Power Microprocessor Design for Embedded Systems

  2006cites this paper
• Multithreaded value prediction

  2005cites this paper
• Branch prediction topologies for SMT architectures

  2005cites this paper
• Architecture optimization for multimedia application exploiting data and thread-level parallelism

  2005cites this paper
• Previsão de Desvios em Arquiteturas Multitarefas Simultâneas

  2005cites this paper
• Buddy Threading in Distributed Applications on Simultaneous Multi-Threading Processors

  2005cites this paper
• Operating system support for simultaneous multithreaded processors

  2005cites this paper
• Evaluating the impact of simultaneous multithreading on network servers using real hardware

  2005cites this paper
• A Study of Branch Prediction and Fetch Policy on Simultaneous Multithreading Architecture

  2005cites this paper
• A performance comparison of DRAM memory system optimizations for SMT processors

  2005cites this paper
• Future ILP processors

  2004cites this paper
• Approaching a Smart Sharing of Resources in SMT Processors

  2004cites this paper
• Clustered multithreaded architectures - pursuing both IPC and cycle time

  2004cites this paper
• Adding limited reconfigurability to superscalar processors

  2004cites this paper
• Critical-path aware processor architectures

  2004cites this paper
• Dynamic Fetch Engine for Simultaneous Multithreaded Processors

  2004cites this paper
• Uso da técnica VLIW para aumento de performance e redução do consumo de potência em sistemas embarcados baseados em Java

  2004cites this paper
• Predictable performance in SMT processors

  2004cites this paper
• A scalable, clustered SMT processor for digital signal processing

  2004cites this paper
• The need for adaptive dynamic thread scheduling

  2004cites this paper
• Dynamically Controlled Resource Allocation in SMT Processors

  2004cites this paper
• Implicit vs. explicit resource allocation in SMT processors

  2004cites this paper
• Dcache Warn: an I-fetch policy to increase SMT efficiency

  2004cites this paper
• Balanced Multithreading: Increasing Throughput via a Low Cost Multithreading Hierarchy

  2004influential citation
• Simultaneous subordinate microthreading

  2004cites this paper
• Evaluating Novel Memory System Alternatives for Speculative Multithreaded Computer Systems

  2004cites this paper
• A survey of processors with explicit multithreading

  2003cites this paper
• Design and evaluation of the Hamal parallel computer

  2003cites this paper
• Initial observations of the simultaneous multithreading Pentium 4 processor

  2003cites this paper
• The impact of resource partitioning on SMT processors

  2003cites this paper
• Study of an In-order SMT Architecture and Grouping Schemes

  2003cites this paper
• A Comparative study of SMT and CMP multiprocessors

  2003influential citation