IA-32 Execution Layer: a two-phase dynamic translator designed to support IA-32 applications on Itanium®-based systems

Leonid Baraz,Tevi Devor,Orna Etzion,S. Goldenberg,Alex Skaletsky,Yun Wang,Yigel Zemach

Published 2003 in Micro

ABSTRACT

No abstract is available for this paper.

PUBLICATION RECORD

Publication year
2003
Venue
Micro
Publication date
Unknown publication date
Fields of study
Computer Science, Engineering
Identifiers
No identifiers available.
External record
Open on Semantic Scholar
Source metadata
Semantic Scholar

CITATION MAP

EXTRACTION MAP

CLAIMS

No claims are published for this paper.

CONCEPTS

No concepts are published for this paper.

REFERENCES

Dynamic trace selection using performance monitoring hardware sampling
2003cited by this paper
An infrastructure for adaptive dynamic optimization
2003influential reference
The Transmeta Code Morphing#8482; Software: using speculation, recovery, and adaptive retranslation to address real-life challenges
2003cited by this paper
Precise Exception Semantics in Dynamic Compilation
2002cited by this paper
Advances and future challenges in binary translation and optimization
2001cited by this paper
Dynamic Binary Translation and Optimization
2001cited by this paper
Dynamic Binary Translation
2000cited by this paper
A lightweight algorithm for dynamic if-conversion during dynamic optimization
2000cited by this paper
Dynamo: a transparent dynamic optimization system
2000influential reference
Dynamic and Transparent Binary Translation
2000cited by this paper
Welcome to the Opportunities of Binary Translation
2000cited by this paper
PA-RISC to IA-64: Transparent Execution, No Recompilation
2000influential reference
rePLay: A Hardware Framework for Dynamic Program Optimization
1999cited by this paper
FX!32 a profile-directed binary translator
1998cited by this paper
Daisy: Dynamic Compilation For 10o?40 Architectural Compatibility
1997cited by this paper
Binary translation
1993cited by this paper

CITED BY

Dr.avx: A Dynamic Compilation System for Seamlessly Executing Hardware-Unsupported Vectorization Instructions
2026cites this paper
ARMing x86 Games: Accelerating Binary Translation Using Software-Only Validated Flag Speculation
2025cites this paper
Hyperchaining for LLVM-Based Binary Translators on the x86-64 Platform
2022cites this paper
Efficient and scalable cross-ISA virtualization of hardware transactional memory
2020cites this paper
Improving Startup Performance in Dynamic Binary Translators
2019cites this paper
Exploiting SIMD Asymmetry in ARM-to-x86 Dynamic Binary Translation
2019influential citation
Enhancing transactional memory execution via dynamic binary translation
2019cites this paper
TRUSTGUARD: A model for practical trust in real systems
2019cites this paper
Concurrency and Security Verification in Heterogeneous Parallel Systems
2019cites this paper
Processor-Tracing Guided Region Formation in Dynamic Binary Translation
2018cites this paper
Efficient and retargetable SIMD translation in a dynamic binary translator
2018cites this paper
Fine-Grained Overhead Characterisation of Cross-ISA DBTO for Multicore Processor
2018cites this paper
Accélération matérielle pour la traduction dynamique de programmes binaires. (Hardware Accelerated Dynamic Binary Translation)
2018cites this paper
Enhancing Cross-ISA DBT Through Automatically Learned Translation Rules
2018cites this paper
Fine-Grained Overhead Analysis Utilizing Atomic Instructions for Cross-ISA Dynamic Binary Translation on Multicore Processor
2018cites this paper
HyperMAMBO-X64: Using Virtualization to Support High-Performance Transparent Binary Translation
2017cites this paper
Manycore simulation for peta-scale system design: Motivation, tools, challenges and prospects
2017cites this paper
Hardware-accelerated dynamic binary translation
2017cites this paper
Exploiting Asymmetric SIMD Register Configurations in ARM-to-x86 Dynamic Binary Translation
2017cites this paper
Dynamic Binary Translation of VLIW Codes on Scalar Architectures
2017cites this paper
Low overhead dynamic binary translation on ARM
2017cites this paper
The Case for Flexible ISAs: Unleashing Hardware and Software
2017cites this paper
HW/SW co-designed processors: Challenges, design choices and a simulation infrastructure for evaluation
2017cites this paper
On Static Binary Translation of ARM/Thumb Mixed ISA Binaries
2017cites this paper
x86‐Android performance improvement for x86 smart mobile devices
2016cites this paper
A General Persistent Code Caching Framework for Dynamic Binary Translation (DBT)
2016cites this paper
Assisting Static Compiler Vectorization with a Speculative Dynamic Vectorizer in an HW/SW Codesigned Environment
2016cites this paper
Dual-Engine Cross-ISA DBTO Technique Utilising MultiThreaded Support for Multicore Processor System
2016cites this paper
Accelerator Synthesis and Integration for CPU+FPGA Systems
2016cites this paper
Quantitative characterization of the software layer of a HW/SW co-designed processor
2016cites this paper
A MPI-Friendly Efficient Static Binary Translator Based on QEMU
2015cites this paper
Hermes: A fast cross-ISA binary translator with post-optimization
2015cites this paper
ArMOR: Defending against memory consistency model mismatches in heterogeneous architectures
2015cites this paper
A Dual-TLB Method for MIPS Heterogeneous Virtualization
2015cites this paper
Specifying, Verifying, and Translating Between Memory Consistency Models
2015cites this paper
LoongISA for compatibility with mainstream instruction set architecture
2015cites this paper
Instruction Emulation and OS Supports of a Hybrid Binary Translator for x86 Instruction Set Architecture
2015cites this paper
Optimizing Control Transfer and Memory Virtualization in Full System Emulators
2015cites this paper
Binary compatibility for embedded systems using greedy subgraph mapping
2014cites this paper
A Retargetable Static Binary Translator for the ARM Architecture
2014influential citation
Faster Translated Binary Execution on Mobile System through Virtualization
2014cites this paper
Optimizing SIMD execution in HW/SW co-designed processors
2014cites this paper
Indirect branch emulation techniques in virtual machines
2014cites this paper
Efficient and Retargetable Dynamic Binary Translation on Multicores
2014cites this paper
Customized Core Layout: A Case Study on Dual-Core Dynamic Binary Translation System
2014cites this paper
Hardware software co-design of pipelined instruction decoder in system emulation
2013cites this paper
Acceldroid: Co-designed acceleration of Android bytecode
2013cites this paper
TSO_ATOMICITY: efficient hardware primitive for TSO-preserving region optimizations
2013cites this paper
Modeling the performance impact of hot code misprediction in Cross-ISA virtual machines = : Modelagem do impacto de erros de predição de código quente no desempenho de máquinas virtuais
2013influential citation
Effective code discovery for ARM/Thumb mixed ISA binaries in a static binary translator
2013cites this paper
Modeling virtual machines misprediction overhead
2013cites this paper
Improving dynamic binary optimization through early-exit guided code region formation
2013influential citation
An LLVM-based hybrid binary translation system
2012cites this paper
Transparent dynamic instrumentation
2012cites this paper
BTMD: A Framework of Binary Translation Based Malcode Detector
2012cites this paper
Background optimization in full system binary translation
2012cites this paper
Fast simulation of systems embedding VLIW processors
2012influential citation
Dual-Core Architecture for Dynamic Binary Translation System: Tradeoff between Frequency and Bandwidth
2012cites this paper
Improved sandboxing for java virtual machine using hybrid execution model
2012cites this paper
DDGacc: boosting dynamic DDG-based binary optimizations through specialized hardware support
2012cites this paper
Memory optimization of dynamic binary translators for embedded systems
2012cites this paper
Runtime optimization utilizing program structure
2012cites this paper
Improving Region Selection Through Early-Exit Detection
2012cites this paper
LLBT: an LLVM-based static binary translator
2012cites this paper
An efficient adapting virtual intermediate instruction set towards optimized dynamic binary translator (DBT) system
2012cites this paper
Background Optimization in Full System Binary Translation 1
2012cites this paper
Enhanced Heterogeneous Code Cache management scheme for Dynamic Binary Translation
2011cites this paper
Efficient and effective misaligned data access handling in a dynamic binary translation system
2011cites this paper
A Novel Chaining Approach to Indirect Control Transfer Instructions
2011cites this paper
MTCrossBit: A dynamic binary translation system based on multithreaded optimization
2011cites this paper
DARCO : Infrastructure for Research on HW / SW co-designed Virtual Machines
2011cites this paper
TSO-Atomicity : Efficient TSO Enforcement for Aggressive Program Optimization
2011cites this paper
Evaluating Indirect Branch Handling Mechanisms in Software Dynamic Translation Systems
2011cites this paper
Partitioning the Conventional DBT System for Multiprocessors
2011cites this paper
DYNAMIC BINARY TRANSLATION FOR EMBEDDED SYSTEMS WITH SCRATCHPAD MEMORY
2011cites this paper
Modeling and Performance Evaluation of TSO-Preserving Binary Optimization
2011cites this paper
CrossBit: A Multi-Sources and Multi-Targets DBT
2011cites this paper
Harmonia: a transparent, efficient, and harmonious dynamic binary translator targeting the Intel® architecture
2011cites this paper
The multi-threaded optimization of dynamic binary translation
2011cites this paper
LAR-CC: Large atomic regions with conditional commits
2011cites this paper
LnQ: Building High Performance Dynamic Binary Translators with Existing Compiler Backends
2011cites this paper
A Formalization of an Emulation Based Co-designed Virtual Machine
2011cites this paper
A Dynamic-Static Combined Code Layout Reorganization Approach for Dynamic Binary Translation
2011cites this paper
GSM: An Efficient Code Generation Algorithm for Dynamic Binary Translator
2011cites this paper
Dynamic register promotion of stack variables
2011cites this paper
Trace execution automata in dynamic binary translation
2010cites this paper
ISAMAP: instruction mapping driven by dynamic binary translation
2010cites this paper
TAO: two-level atomicity for dynamic binary optimizations
2010influential citation
DistriBit: a distributed dynamic binary translator system for thin client computing
2010cites this paper
Dynamic program analysis of Microsoft Windows applications
2010cites this paper
A New Approach to Reorganize Code Layout of Software Cache in Dynamic Binary Translator
2010cites this paper
A Dynamic Binary Translation Framework Based on Page Fault Mechanism in Linux Kernel
2010cites this paper
A Novel Chaining Approach for Direct Control Transfer Instructions
2010cites this paper
Efficient binary translation system with low hardware cost
2009cites this paper
Improving instrumentation speed via buffering
2009cites this paper
DistriBit: A Distributed Dynamic Binary Execution Engine
2009influential citation
An Evaluation of Misaligned Data Access Handling Mechanisms in Dynamic Binary Translation Systems
2009cites this paper
A cross-layer approach to heterogeneity and reliability
2009cites this paper
A heuristic policy-based system call interposition in Dynamic Binary Translation
2009cites this paper
Characterization of DBT overhead
2009influential citation