An FPGA-Based Instrument for En-Masse RRAM Characterization With ns Pulsing Resolution

No abstract is available for this paper.

• Publication year

  2016

• Venue

  IEEE Transactions on Circuits and Systems Part 1: Regular Papers

• Publication date

  2016-05-18

• Fields of study

  Physics, Materials Science, Computer Science, Engineering

• Identifiers
  DOI 10.1109/TCSI.2016.2538039
• External record

  Open on Semantic Scholar

• Source metadata

  Semantic Scholar

• No claims are published for this paper.

• No concepts are published for this paper.

• Practical Determination of Individual Element Resistive States in Selectorless RRAM Arrays

  2016cited by this paper
• An RRAM Biasing Parameter Optimizer

  2015cited by this paper
• FPAA/Memristor Hybrid Computing Infrastructure

  2015cited by this paper
• A $\mu $ -Controller-Based System for Interfacing Selectorless RRAM Crossbar Arrays

  2015cited by this paper
• A Cell Classifier for RRAM Process Development

  2015cited by this paper
• A Review of Three‐Dimensional Resistive Switching Cross‐Bar Array Memories from the Integration and Materials Property Points of View

  2014cited by this paper
• Memristor Multiport Readout: A Closed-Form Solution for Sneak Paths

  2014cited by this paper
• A Comprehensive Crossbar Array Model With Solutions for Line Resistance and Nonlinear Device Characteristics

  2013cited by this paper
• Integration of nanoscale memristor synapses in neuromorphic computing architectures

  2013cited by this paper
• STDP and STDP variations with memristors for spiking neuromorphic learning systems

  2013cited by this paper
• A functional hybrid memristor crossbar-array/CMOS system for data storage and neuromorphic applications.

  2012cited by this paper
• Memristive devices as parameter setting elements in programmable gain amplifiers

  2012cited by this paper
• A New Dynamic Selector Based on the Bipolar RRAM for the Crossbar Array Application

  2012cited by this paper
• Multistate Memory Devices Based on Free‐standing VO2/TiO2 Microstructures Driven by Joule Self‐Heating

  2012cited by this paper
• A read-monitored write circuit for 1T1M multi-level memristor memories

  2011cited by this paper
• 10×10nm2 Hf/HfOx crossbar resistive RAM with excellent performance, reliability and low-energy operation

  2011cited by this paper
• Complementary resistive switches for passive nanocrossbar memories.

  2010cited by this paper
• Resistive Switching Properties of $\hbox{Au}/ \hbox{ZrO}_{2}/\hbox{Ag}$ Structure for Low-Voltage Nonvolatile Memory Applications

  2010cited by this paper
• ‘Memristive’ switches enable ‘stateful’ logic operations via material implication

  2010cited by this paper
• Redox‐Based Resistive Switching Memories – Nanoionic Mechanisms, Prospects, and Challenges

  2009cited by this paper
• Fundamental analysis of resistive nano-crossbars for the use in hybrid Nano/CMOS-memory

  2007cited by this paper
• Step-up switching-mode converter with high voltage gain using a switched-capacitor circuit

  2003cited by this paper
• A 3.3 V 32 Mb NAND flash memory with incremental step pulse programming scheme

  1995cited by this paper

• An FPGA-Based Training System for a 1T1R Memristor Array With 500 nS Conductance Resolution Limit

  2023cites this paper
• Multi-State Memristors and Their Applications: An Overview

  2022cites this paper
• An FPGA-based system for generalised electron devices testing

  2022cites this paper
• A design of 1 to 4 GHz broadband high‐efficiency power amplifier with two‐way concurrent active load modulation method

  2021cites this paper
• Design and Measurement Requirements for Short Flow Test Arrays to Characterize Emerging Memories

  2019cites this paper
• A Memristor Model with a Modified Window Function and Activation Thresholds

  2018cites this paper
• Energy Optimization for Data Allocation With Hybrid SRAM+NVM SPM

  2018cites this paper
• Improving Detection Accuracy of Memristor-Based Bio-Signal Sensing Platform

  2017cites this paper
• Impact of electroforming polarity on TiO2 based memristor

  2016cites this paper
• Sub 100 nW Volatile Nano-Metal-Oxide Memristor as Synaptic-Like Encoder of Neuronal Spikes

  2016cites this paper
• A memristor random circuit breaker model accounting for stimulus thermal accumulation

  2016cites this paper
• New write operation scheme for alleviating effect of line resistance on RRAM crossbar array

  2016cites this paper
• An ultra-low voltage RRAM read-out technique employing dithering principles

  2016cites this paper
• Real-time encoding and compression of neuronal spikes by metal-oxide memristors

  2016cites this paper
• Practical considerations of read-out circuits for passive, multi-level ReRAM arrays

  2016cites this paper
• An FPGA-based manipulation system for ReRAM characterization

  2016cites this paper
• Supplementary Material Supplementary Figures

  year unknowncites this paper