SunFloor 3D: A tool for Networks On Chip topology synthesis for 3D systems on chips

No abstract is available for this paper.

• Publication year

  2009

• Venue

  2009 Design, Automation & Test in Europe Conference & Exhibition

• Publication date

  2009-04-20

• Fields of study

  Computer Science, Engineering

• Identifiers
  DOI 10.1109/TCAD.2010.2061610
• External record

  Open on Semantic Scholar

• Source metadata

  Semantic Scholar

• No claims are published for this paper.

• No concepts are published for this paper.

• Convex optimization

  2010cited by this paper
• Synthesis of networks on chips for 3D systems on chips

  2009cited by this paper
• A 3D prototyping chip based on a wafer-level stacking technology

  2009cited by this paper
• A novel DRAM architecture as a low leakage alternative for SRAM caches in a 3D interconnect context

  2009cited by this paper
• A novel DRAM architecture as a low leakage alternative for SRAM caches in a 3D interconnect context.

  2009cited by this paper
• A study of Through-Silicon-Via impact on the 3D stacked IC layout

  2009cited by this paper
• MIRA: A Multi-layered On-Chip Interconnect Router Architecture

  2008cited by this paper
• A low-overhead fault tolerance scheme for TSV-based 3D network on chip links

  2008cited by this paper
• On-Chip Communication Architectures: System on Chip Interconnect

  2008cited by this paper
• Evidence for 3-D/2-D Transition in Advanced Interconnects

  2007cited by this paper
• 3D-STAF: scalable temperature and leakage aware floorplanning for three-dimensional integrated circuits

  2007cited by this paper
• Extending systems-on-chip to the third dimension: performance, cost and technological tradeoffs

  2007cited by this paper
• Supporting vertical links for 3D networks-on-chip: toward an automated design and analysis flow

  2007cited by this paper
• A novel dimensionally-decomposed router for on-chip communication in 3D architectures

  2007cited by this paper
• Performance Evaluation for Three-Dimensional Networks-On-Chip

  2007cited by this paper
• Design and Management of 3D Chip Multiprocessors Using Network-in-Memory

  2006cited by this paper
• Placement of thermal vias in 3-D ICs using various thermal objectives

  2006cited by this paper
• A Revisit to Floorplan Optimization by Lagrangian Relaxation

  2006cited by this paper
• 3-D Topologies for Networks-on-Chip

  2006cited by this paper
• Dielectric Conduction Mechanisms of Advanced Interconnects: Evidence for Thermally- Induced 3D /2 D Transition

  2006cited by this paper
• Networks on Chips: Technology and Tools

  2006cited by this paper
• Interconnect and thermal-aware floorplanning for 3D microprocessors

  2006cited by this paper
• The rise of the 3rd dimension for system intergration

  2006cited by this paper
• Designing Application-Specific Networks on Chips with Floorplan Information

  2006cited by this paper
• A design methodology for application-specific networks-on-chip

  2006cited by this paper
• Physical design for 3D system on package

  2005cited by this paper
• Mapping and physical planning of networks-on-chip architectures with quality-of-service guarantees

  2005cited by this paper
• Thermal-aware mapping and placement for 3-D NoC designs

  2005cited by this paper
• An automated technique for topology and route generation of application specific on-chip interconnection networks

  2005cited by this paper
• Floorplan-aware automated synthesis of bus-based communication architectures

  2005cited by this paper
• An Application-Specific Design Methodology for STbus Crossbar Generation

  2005cited by this paper
• /spl times/pipes Lite: a synthesis oriented design library for networks on chips

  2005cited by this paper
• Thermal via placement in 3D ICs

  2005cited by this paper
• A Unified Approach to Mapping and Routing in a Combined Guaranteed Service and Best-Effort Network-on-Chip Architecture

  2005cited by this paper
• Bandwidth-constrained mapping of cores onto NoC architectures

  2004cited by this paper
• Topology optimization for application-specific networks-on-chip

  2004cited by this paper
• SUNMAP: a tool for automatic topology selection and generation for NoCs

  2004cited by this paper
• A thermal-driven floorplanning algorithm for 3D ICs

  2004cited by this paper
• A methodology for designing efficient on-chip interconnects on well-behaved communication patterns

  2003cited by this paper
• Exploiting the routing flexibility for energy/performance aware mapping of regular NoC architectures

  2003cited by this paper
• Efficient synthesis of networks on chip

  2003cited by this paper
• Fixed-outline floorplanning: enabling hierarchical design

  2003cited by this paper
• System-level point-to-point communication synthesis using floorplanning information [SoC]

  2002cited by this paper
• Networks on Chips: A New SoC Paradigm

  2002cited by this paper
• A hierarchical modeling framework for on-chip communication architectures [SOC]

  2002cited by this paper
• 3-D ICs: a novel chip design for improving deep-submicrometer interconnect performance and systems-on-chip integration

  2001influential reference
• A generic architecture for on-chip packet-switched interconnections

  2000cited by this paper
• Performance Analysis of k-Ary n-Cube Interconnection Networks

  1987cited by this paper

• SRing: A Sub-Ring Construction Method for Application-Specific Wavelength-Routed Optical NoCs

  2025cites this paper
• Industrial brain: a human-like autonomous neuro-symbolic cognitive decision-making system

  2025cites this paper
• Network-on-Chip and Photonic Network-on-Chip Basic Concepts: A Survey

  2023cites this paper
• A multi-application approach for synthesizing custom network-on-chips

  2022influential citation
• An energy efficient synthesis flow for application specific SoC design

  2021cites this paper
• Traffic-aware performance optimization in Real-time wireless network on chip

  2020cites this paper
• Q-Function-Based Traffic- and Thermal-Aware Adaptive Routing for 3D Network-on-Chip

  2020cites this paper
• SRNoC: An Ultra-Fast Configurable FPGA-Based NoC Simulator Using Switch–Router Architecture

  2020cites this paper
• Framework for Design Exploration and Performance Analysis of RF-NoC Manycore Architecture

  2020cites this paper
• Partition-Based Task Mapping for Communication Energy Minimization in 3D Network-on-Chip

  2020cites this paper
• Generalized Fault-Tolerance Topology Generation for Application-Specific Network-on-Chips

  2019cites this paper
• Predictable and Runtime-Adaptable Network-On-Chip for Mixed-critical Real-time Systems

  2019cites this paper
• Impact of Electrostatic Coupling on Monolithic 3D-enabled Network on Chip

  2019cites this paper
• Aging-Resilient Topology Synthesis of Heterogeneous Manycore Network-On-Chip Using Genetic Algorithm with Flexible Number of Routers

  2019cites this paper
• Analyzing power-thermal-performance trade-offs in a high-performance 3D NoC architecture

  2019cites this paper
• System-Level Optimization of Network-on-Chips for Heterogeneous 3D System-on-Chips

  2019cites this paper
• Alternative Approaches

  2019cites this paper
• Application Specific Networks-on-Chip Synthesis: An Energy Efficient Approach

  2018influential citation
• Performance and Thermal Tradeoffs for Energy-Efficient Monolithic 3D Network-on-Chip

  2018cites this paper
• Energy and performance-aware application mapping for inhomogeneous 3D networks-on-chip

  2018cites this paper
• Design Space Exploration of 3D Network-on-Chip

  2018cites this paper
• A Multi-Objective Architecture Optimization Method for Application-Specific Noc Design

  2018cites this paper
• Area Constrained Performance Optimized ASNoC Synthesis with Thermal‐aware White Space Allocation and Redistribution

  2018cites this paper
• Design and performance optimization of asynchronous networks-on-chip

  2018cites this paper
• An intelligent partitioning approach of the system-on-chip for flexible and stretchable systems

  2018cites this paper
• TSF3D: MSV-Driven Power Optimization for Application-Specific 3D Network-on-Chip

  2017influential citation
• NoD: Network-on-Die as a standalone NoC for heterogeneous many-core systems in 2.5D ICs

  2017cites this paper
• An efficient energy and thermal-aware mapping for regular network-on-chip

  2017influential citation
• Energy-aware application-specific topology generation for 3D Network-on-Chips

  2017cites this paper
• Survey of Network-on-Chip simulators

  2017cites this paper
• Thermal management in 3d networks-on-chip using dynamic link sharing

  2017cites this paper
• A Bio-Inspired Hybrid Thermal Management Approach for 3-D Network-on-Chip Systems

  2017cites this paper
• Thermal Management in 3D Homogeneous NoC Systems Using Optimized Placement of Liquid Microchannels

  2017cites this paper
• Mapping multiple applications onto 3D NoC-based MPSoCs supporting wireless links

  2017cites this paper
• Dynamic Resource Sharing for High-Performance 3-D Networks-on-Chip

  2016cites this paper
• A Three-Dimensional Networks-on-Chip Architecture with Dynamic Buffer Sharing

  2016cites this paper
• Performance and Energy Aware Inhomogeneous 3D Networks-on-Chip Architecture Generation

  2016cites this paper
• Design-Space Exploration and Optimization of an Energy-Efficient and Reliable 3-D Small-World Network-on-Chip

  2016cites this paper
• Conception d'un réseau sur puce optimisé en latence

  2016cites this paper
• A System-Level Cosynthesis Framework for Power Delivery and On-Chip Data Networks in Application-Specific 3-D ICs

  2016cites this paper
• Communication Centric Floorplanning of NoC Based System on Chip

  2016cites this paper
• ERFAN: Efficient reconfigurable fault-tolerant deflection routing algorithm for 3-D Network-on-Chip

  2016cites this paper
• Integrated Through-Silicon Via Placement and Application Mapping for 3D Mesh-Based NoC Design

  2016cites this paper
• Energy Saving using Data Encoding Scheme In Network-on-Chip for LDPC Application

  2016cites this paper
• Floorplanning and Topology Synthesis for Application-Specific Network-on-Chips with RF-Interconnect

  2016cites this paper
• Exploring the Scalability and Performance of Networks-on-Chip with Deflection Routing in 3D Many-core Architecture

  2016cites this paper
• NETWORK ON-CHIP AND ITS RESEARCH CHALLENGES

  2015cites this paper
• Physical parameter-aware Networks-on-Chip design

  2015influential citation
• Uma Análise sobre Ferramentas de Redes-em-Chip e seus Recursos para Uso no Ensino

  2015cites this paper
• Low Energy yet Reliable Data Communication Scheme for Network-on-Chip

  2015cites this paper
• LOW POWER REDUCED ROUTER NOC ARCHITECTURE DESIGN WITH CLASSICAL BUS BASED SYSTEM

  2015cites this paper
• REDELF

  2015cites this paper
• Proposed Encoding Scheme for Reduction Energy Consumption in Network-on-Chip

  2015cites this paper
• Cost-Effective Design of Mesh-of-Tree Interconnect for Multicore Clusters With 3-D Stacked L2 Scratchpad Memory

  2015cites this paper
• DESIGN OF LOW POWER ENCODING SCHEMES ON SOC

  2015influential citation
• A Study of Optimization Techniques for 3D Networks-on-Chip Architectures for Low Power and High Performance Applications

  2015influential citation
• Automatic ILP-based Firewall Insertion for Secure Application-Specific Networks-on-Chip

  2015cites this paper
• Modeling and Tools for Power Supply Variations Analysis in Networks-on-Chip

  2014cites this paper
• A Novel Architecture for Inter-FPGA Traffic Collision Management

  2014cites this paper
• Reliable and Adaptive Routing Algorithms for 2D and 3D Networks-on-Chip

  2014cites this paper
• Exploring hierarchy, adaptability and 3D in NoCs for the next generation of MPSoCs

  2014cites this paper
• Path-Based Partitioning Methods for 3D Networks-on-Chip with Minimal Adaptive Routing

  2014cites this paper
• Data Encoding Techniques for Reducing Energy Consumption in Network-on-Chip

  2014influential citation
• A Sophisticated Routing Algorithm in 3D NoC with Fixed TSVs for Low Energy and Latency

  2014cites this paper
• PROTON: An automatic place-and-route tool for optical Networks-on-Chip

  2013cites this paper
• DSP Systems Using Three-Dimensional Integration Technology

  2013cites this paper
• A power-efficient hierarchical network-on-chip topology for stacked 3D ICs

  2013cites this paper
• Adaptive Routing Approaches for Networked Many-Core Systems

  2013cites this paper
• Architectural exploration and performance analysis of Vertically-Partially-Connected Mesh-based 3D-NoC. (Exploration architecturale et étude des performances des réseaux sur puce 3D partiellement connectés verticalement)

  2013cites this paper
• FOR COMPUTATIONAL BIOLOGY APPLICATIONS

  2013cites this paper
• System Level Exploration for the Integration of Optical Networks on Chip in 3D MPSoC Architectures

  2013cites this paper
• Méthodologies de conception ASIC pour des systèmes sur puce 3D hétérogènes à base de réseaux sur puce 3D

  2013cites this paper
• Floorplanning and Topology Synthesis for Application-Specific Network-on-Chips

  2013cites this paper
• Energy Efficient Run-Time Incremental Mapping for 3-D Networks-on-Chip

  2013cites this paper
• Reconfigurable Intercommunication Infrastructure: NoCs

  2013cites this paper
• A Design Methodology for Three-Dimensional Hybrid NoC-Bus Architecture

  2013cites this paper
• High performance NoC synthesis using analytical modeling and simulation with optimal power and minimal IC area

  2013cites this paper
• Topology-aware floorplanning for 3D application-specific Network-on-Chip synthesis

  2013cites this paper
• Fault-tolerant method with distributed monitoring and management technique for 3D stacked meshes

  2013cites this paper
• A co-synthesis methodology for power delivery and data interconnection networks in 3D ICs

  2013cites this paper
• An Efficient Algorithm for 3D NoC Architecture Optimization

  2013influential citation
• Power optimization for application-specific 3D network-on-chip with multiple supply voltages

  2013cites this paper
• A Survey of Network-On-Chip Tools

  2013cites this paper
• An inductive-coupling interconnected application-specific 3D NoC design

  2013cites this paper
• Designing best effort networks-on-chip to meet hard latency constraints

  2013cites this paper
• New heuristic algorithms for low-energy mapping and routing in 3D NoC

  2013cites this paper
• 3.5-D integration: A case study

  2013cites this paper
• An adaptive routing algorithm for 3D mesh NoC with limited vertical bandwidth

  2012cites this paper
• Case study: Deployment of the 2D NoC on 3D for the generation of large emulation platforms

  2012cites this paper
• A simulation framework for 3-dimension Networks-on-chip with different vertical channel density configurations

  2012cites this paper
• Combined heuristics for synthesis of SOCs with time and power constraints

  2012cites this paper
• Modelling and Tools for Power Supply Variations Analysis in Networks-on-Chip

  2012cites this paper
• Network-on-Chip: Challenges for the interconnect and I/O-architecture

  2012cites this paper
• Application-Specific Network-on-Chip synthesis with topology-aware floorplanning

  2012cites this paper
• Synthesis of NoC Interconnects for Multi-core Architectures

  2012cites this paper
• Deadlock-free routing algorithms for 3-dimension Networks-on-Chip with reduced vertical channel density topologies

  2012cites this paper
• A Methodology for Early Exploration of TSV Placement Topologies in 3D Stacked ICs

  2012cites this paper
• Optimized 3D Network-on-Chip Design Using Simulated Allocation

  2012cites this paper
• A Buffer-Sizing Algorithm for Network-on-Chips with Multiple Voltage-Frequency Islands

  2012cites this paper
• A Framework for TSV Serialization-aware Synthesis of Application Specific 3D Networks-on-Chip

  2012influential citation