Cell-to-Cell Interference Compensation Schemes Using Reduced Symbol Pattern of Interfering Cells for MLC NAND Flash Memory

No abstract is available for this paper.

• Publication year

  2012

• Venue

  IEEE transactions on magnetics

• Publication date

  2012-12-01

• Fields of study

  Computer Science, Engineering

• Identifiers
  DOI 10.1109/TMAG.2013.2251417
• External record

  Open on Semantic Scholar

• Source metadata

  Semantic Scholar

• No claims are published for this paper.

• No concepts are published for this paper.

• Floating-Gate Coupling Canceller for Multi-Level Cell NAND Flash

  2011cited by this paper
• On the Use of Soft-Decision Error-Correction Codes in nand Flash Memory

  2011cited by this paper
• Using Data Postcompensation and Predistortion to Tolerate Cell-to-Cell Interference in MLC nand Flash Memory

  2010influential reference
• A 32-Gb MLC NAND Flash Memory With Vth Endurance Enhancing Schemes in 32 nm CMOS

  2010cited by this paper
• A 48nm 32Gb 8-level NAND flash memory with 5.5MB/s program throughput

  2009cited by this paper
• Large Block CLOCK (LB-CLOCK): A write caching algorithm for solid state disks

  2009cited by this paper
• Understanding intrinsic characteristics and system implications of flash memory based solid state drives

  2009cited by this paper
• A Zeroing Cell-to-Cell Interference Page Architecture With Temporary LSB Storing and Parallel MSB Program Scheme for MLC NAND Flash Memories

  2008cited by this paper
• LAST: locality-aware sector translation for NAND flash memory-based storage systems

  2008cited by this paper
• BPLRU: A Buffer Management Scheme for Improving Random Writes in Flash Storage

  2008cited by this paper
• FAB: flash-aware buffer management policy for portable media players

  2006cited by this paper
• CFLRU: a replacement algorithm for flash memory

  2006cited by this paper
• Block-LDPC: a practical LDPC coding system design approach

  2005cited by this paper
• Embedded Inodes and Explicit Grouping: Exploiting Disk Bandwidth for Small Files

  1997cited by this paper

• LIAD: A Method for Extending the Effective Time of 3-D TLC NAND Flash Hard Decision

  2023cites this paper
• Improving LDPC Decoding Performance for 3D TLC NAND Flash by LLR Optimization Scheme for Hard and Soft Decision

  2022cites this paper
• Artificial Neural Network Assisted Error Correction for MLC NAND Flash Memory

  2021cites this paper
• Characterization of Inter-Cell Interference in 3D NAND Flash Memory

  2021cites this paper
• An Improved Symbol-Flipping Algorithm for Nonbinary LDPC Codes and its Application to NAND Flash Memory

  2019cites this paper
• Neighbor-Cell-Information Based Detection for LDPC Coded MLC NAND Flash Memory

  2019cites this paper
• Energy-efficient LDPC codec design using cost-effective early termination scheme

  2018cites this paper
• Enhancement of the electrical characteristics for vertical NAND flash memory devices using a modified array structure

  2017cites this paper
• A Program Interference Error Aware LDPC Scheme for Improving NAND Flash Decoding Performance

  2017cites this paper
• Minimizing cell-to-cell interference by exploiting differential bit impact characteristics of scaled MLC NAND flash memories

  2016cites this paper
• Size-dependent work function and single electron memory behavior of pentacene non-volatile memory with embedded sub-nanometer platinum nanoparticles

  2015cites this paper
• A New Accelerated Endurance Test for Terabit

  2015cites this paper
• OpenNVM: An open-sourced FPGA-based NVM controller for low level memory characterization

  2015cites this paper
• A New Accelerated Endurance Test for Terabit NAND Flash Memory Using Interference Effect

  2015cites this paper
• Neighbor-cell assisted error correction for MLC NAND flash memories

  2014influential citation