A Program Interference Error Aware LDPC Scheme for Improving NAND Flash Decoding Performance

No abstract is available for this paper.

• Publication year

  2017

• Venue

  ACM Transactions on Embedded Computing Systems

• Publication date

  2017-09-27

• Fields of study

  Materials Science, Computer Science, Engineering

• Identifiers
  DOI 10.1145/3126563
• External record

  Open on Semantic Scholar

• Source metadata

  Semantic Scholar

• No claims are published for this paper.

• No concepts are published for this paper.

• Retention-Aware Belief-Propagation Decoding for NAND Flash Memory

  2017cited by this paper
• Mitigation of Inter-Cell Interference in Flash Memory With Capacity-Approaching Variable-Length Constrained Sequence Codes

  2016cited by this paper
• Access Characteristic Guided Read and Write Cost Regulation for Performance Improvement on Flash Memory

  2016cited by this paper
• Exploiting Intracell Bit-Error Characteristics to Improve Min-Sum LDPC Decoding for MLC NAND Flash-Based Storage in Mobile Device

  2016cited by this paper
• A Joint Decoding Strategy of Non-binary LDPC Codes Based on Retention Error Characteristics for MLC NAND Flash Memories

  2016cited by this paper
• Error analysis and inter-cell interference mitigation in multi-level cell flash memories

  2015cited by this paper
• A Large-Scale Study of Flash Memory Failures in the Field

  2015cited by this paper
• FlexECC: Partially Relaxing ECC of MLC SSD for Better Cache Performance

  2014cited by this paper
• Rate-0.96 LDPC Decoding VLSI for Soft-Decision Error Correction of NAND Flash Memory

  2014influential reference
• Improving min-sum LDPC decoding throughput by exploiting intra-cell bit error characteristic in MLC NAND flash memory

  2014cited by this paper
• Neighbor-cell assisted error correction for MLC NAND flash memories

  2014cited by this paper
• Constrained Codes that Mitigate Inter-Cell Interference in Read/Write Cycles for Flash Memories

  2014cited by this paper
• Error-Prediction LDPC and Error-Recovery Schemes for Highly Reliable Solid-State Drives (SSDs)

  2013cited by this paper
• Threshold voltage distribution in MLC NAND flash memory: Characterization, analysis, and modeling

  2013cited by this paper
• LDPC-in-SSD: making advanced error correction codes work effectively in solid state drives

  2013influential reference
• Estimation of NAND Flash Memory Threshold Voltage Distribution for Optimum Soft-Decision Error Correction

  2013cited by this paper
• Program interference in MLC NAND flash memory: Characterization, modeling, and mitigation

  2013influential reference
• Data storage time sensitive ECC schemes for MLC NAND Flash memories

  2013cited by this paper
• Quasi-nonvolatile SSD: Trading flash memory nonvolatility to improve storage system performance for enterprise applications

  2012cited by this paper
• Cell-to-Cell Interference Compensation Schemes Using Reduced Symbol Pattern of Interfering Cells for MLC NAND Flash Memory

  2012cited by this paper
• Least squares based cell-to-cell interference cancelation technique for multi-level cell nand flash memory

  2012cited by this paper
• The Effect of Adjacent Bit-Line Cell Interference on Random Telegraph Noise in nand Flash Memory Cell Strings

  2012cited by this paper
• Over-10×-extended-lifetime 76%-reduced-error solid-state drives (SSDs) with error-prediction LDPC architecture and error-recovery scheme

  2012cited by this paper
• Error patterns in MLC NAND flash memory: Measurement, characterization, and analysis

  2012influential reference
• On the Use of Soft-Decision Error-Correction Codes in nand Flash Memory

  2011cited by this paper
• A high-speed layered min-sum LDPC decoder for error correction of NAND Flash memories

  2011cited by this paper
• Reliability analysis and improvement for multi-level non-volatile memories with soft information

  2011cited by this paper
• Soft Information for LDPC Decoding in Flash: Mutual-Information Optimized Quantization

  2011cited by this paper
• VLSI Design for Low-Density Parity-Check Code Decoding

  2011cited by this paper
• Analysis of error-prone patterns for LDPC codes under belief propagation decoding

  2010cited by this paper
• Techniques for embracing intra-cell unbalanced bit error characteristics in MLC NAND flash memory

  2010cited by this paper
• Using Data Postcompensation and Predistortion to Tolerate Cell-to-Cell Interference in MLC nand Flash Memory

  2010cited by this paper
• Understanding intrinsic characteristics and system implications of flash memory based solid state drives

  2009cited by this paper
• A Zeroing Cell-to-Cell Interference Page Architecture With Temporary LSB Storing and Parallel MSB Program Scheme for MLC NAND Flash Memories

  2008cited by this paper
• On implementation of min-sum algorithm and its modifications for decoding low-density Parity-check (LDPC) codes

  2005influential reference
• Low-Density Parity-Check Codes

  2004cited by this paper
• Degradation of tunnel oxide by FN current stress and its effects on data retention characteristics of 90 nm NAND flash memory cells

  2003cited by this paper
• On-chip error correcting techniques for new-generation flash memories

  2003cited by this paper

• Multi-bit error detection and correction codes implementation using generator-parity check matrices technique

  2024cites this paper
• Pair-Bit Errors Aware LDPC Decoding in MLC NAND Flash Memory

  2019cites this paper
• A Thermal-Aware Physical Space Reallocation for Open-Channel SSD With 3-D Flash Memory

  2019cites this paper
• A secure regenerating code‐based cloud storage with efficient integrity verification

  2019cites this paper
• RBER Aware Multi-Sensing for Improving Read Performance of 3D MLC NAND Flash Memory

  2018cites this paper