Performance optimizations, implementation, and verification of the SGI Challenge multiprocessor

No abstract is available for this paper.

• Publication year

  1994

• Venue

  1994 Proceedings of the Twenty-Seventh Hawaii International Conference on System Sciences

• Publication date

  Unknown publication date

• Fields of study

  Computer Science, Engineering

• Identifiers
  DOI 10.1109/HICSS.1994.323177
• External record

  Open on Semantic Scholar

• Source metadata

  Semantic Scholar

• No claims are published for this paper.

• No concepts are published for this paper.

• Verifying a multiprocessor cache controller using random test generation

  1990cited by this paper
• Efficient synchronization primitives for large-scale cache-coherent multiprocessors

  1989cited by this paper
• Cache coherence protocols: evaluation using a multiprocessor simulation model

  1986cited by this paper
• A low-overhead coherence solution for multiprocessors with private cache memories

  1984cited by this paper

• A Primer on Memory Consistency and Cache Coherence, Second Edition

  2020cites this paper
• Using Genetic Algorithm to solve Median Problem and Phylogenetic Inference

  2019influential citation
• Predictable Shared Memory Resources for Multi-Core Real-Time Systems

  2017cites this paper
• LMC: Automatic Resource-Aware Program-Optimized Memory Partitioning

  2016cites this paper
• High-performance and scalable, low-power and intelligent, ordered Mesh on-chip network

  2015cites this paper
• New scalable cache coherence protocols for on-chip multiprocessors

  2014cites this paper
• Using Genetic Algorithm to solve Median Problem and Phylogenetic Inference

  2014influential citation
• Using Genetic Algorithm to solve Median Problem and Phylogenetic Inference

  2014cites this paper
• Ordered Mesh Network Interconnect (OMNI) : design and implementation of in-network coherence

  2013cites this paper
• XPoint cache: Scaling existing bus-based coherence protocols for 2D and 3D many-core systems

  2012cites this paper
• Scaling High-Performance Interconnect Architectures to Many-Core Systems

  2012cites this paper
• A Primer on Memory Consistency and Cache Coherence

  2012influential citation
• Mobile Home Node: Improving Directory Cache Coherence Performance in NoCs via Exploitation of Producer-Consumer Relationships

  2011cites this paper
• Evaluation of Cache Coherence Mechanisms for Multicore Processors

  2011cites this paper
• On the buses.

  2010cites this paper
• Wire Aware Cache Architecture

  2009cites this paper
• In-Network Snoop Ordering (INSO): Snoopy coherence on unordered interconnects

  2009cites this paper
• Efficient techniques to provide scalability for token-based cache coherence protocols.

  2009cites this paper
• An object-oriented library for shared-memory parallel simulations

  2008cites this paper
• University of Crete

  2007cites this paper
• Using OpenMP: Portable Shared Memory Parallel Programming (Scientific and Engineering Computation)

  2007cites this paper
• FORTH-ICS / TR-392 July 2007 Network Interface Architecture and Prototyping for Chip and Cluster Multiprocessors

  2007cites this paper
• University of Crete

  2007cites this paper
• CONNECTION-LEVEL PARALLELISM FOR NETWORK PROTOCOLS ON SHARED-MEMORY MULTIPROCESSOR SERVERS

  2007cites this paper
• Context-Aware Coherence Protocols for Future Processors

  2007cites this paper
• Architectural Support for Protecting Memory Integrity and Confidentiality

  2006cites this paper
• Interconnect-Aware Coherence Protocols for Chip Multiprocessors

  2006cites this paper
• Scalable data delivery for networked servers and wireless sensor networks

  2006cites this paper
• Effects of pipeline complexity on SMT/CMP power-performance efficiency

  2005influential citation
• Wire Management for Coherence Traffic in Chip Multiprocessors

  2005cites this paper
• Complexity − Effective Design Workshop on

  2005cites this paper
• Architecture Support for High Speed Protection of Memory Integrity and Confidentiality in Symmetric Multiprocessor Systems

  2004cites this paper
• Architectural support for high speed protection of memory integrity and confidentiality in multiprocessor systems

  2004cites this paper
• An optical interconnection network and a modified snooping protocol for the design of large-scale symmetric multiprocessors (SMPs)

  2004cites this paper
• Parallel optical interconnection network for SMPs

  2003cites this paper
• Scalable scheduling for symmetric multiprocessors (SMP)

  2003cites this paper
• Parallel optical interconnection network for address transactions in large-scale cache coherent symmetric multiprocessors

  2003cites this paper
• Performance Portable Short Vector Transforms

  2003cites this paper
• Design of large-scale symmetric multiprocessors (SMPs) using parallel optical interconnects

  2003cites this paper
• Validating an Architectural Simulator

  2002cites this paper
• Global Bus RFQ ok / error Look-Up / Response Tb REQACK / NAK Ta Storage State & Tag Cache / AM Controller

  2001cites this paper
• Parallel optical interconnects may reduce the communication bottleneck in symmetric multiprocessors.

  2001influential citation
• A theoretical foundation for program transformations to reduce cache thrashing due to true data sharing

  2001cites this paper
• Shared memory programming on NUMA-based clusters using a general and open hybrid hardware, software Approach

  2001cites this paper
• Architectural analysis to the role of optics in mono and multiprocessor machines

  2001cites this paper
• Pushing away the communication bottleneck with optical interconnects in symmetric multiprocessors

  2000cites this paper
• SIMPLE : A Methodology for Programming High Performance Algorithms on Clusters of Symmetric Multiprocessors ( SMPs ) Authors

  2000cites this paper
• Cacheminer: A Runtime Approach to Exploit Cache Locality on SMP

  2000cites this paper
• End-to-end fault containment in scalable shared-memory multiprocessors

  2000cites this paper
• Formal Automatic Verification of Cache Coherence in Multiprocessors with Relaxed Memory Models

  2000cites this paper
• Cellular disco

  2000cites this paper
• Virtual clusters: resource mangement on large shared-memory multiprocessors

  2000cites this paper
• A New Prediction Oriented Barrier Synchronization on SMP Clusters

  2000influential citation
• Implementing Snoop-Coherence Protocol for Future SMP Architectures

  1999cites this paper
• Design of a bus-based shared-memory multiprocessor DICE

  1999cites this paper
• Coherence and Replacement Protocol of DICE-A Bus-Based COMA Multiprocessor

  1999cites this paper
• Cellular Disco : resource management using virtual clusters on shared-memory multiprocessors

  1999cites this paper
• Techniques for Improving Performance of Hybrid Snooping Cache Protocols

  1999cites this paper
• Design and Performance of SMPs With Asynchronous Caches

  1999cites this paper
• Dimensions of Verifying the Hardware-Software Interface in a Shared-Memory Multiprocessor Dennis Abts

  1999cites this paper
• Cellular Disco: resource management using virtual clusters on shared-memory multiprocessors

  1999cites this paper
• On timing constraints of snooping in a bus-based COMA multiprocessor

  1998cites this paper
• Design Verification of the S3.mp Cache-Coherent Shared-Memory System

  1998cites this paper
• Development and validation of a hierarchical memory model incorporating CPU- and memory-operation overlap model

  1998cites this paper
• Prospects of distributed shared memory for reducing global traffic in shared-bus multiprocessors

  1998cites this paper
• A memory-layout oriented run-time technique for locality optimization on SMPs

  1998cites this paper
• An Efficient Solution to the Cache Thrashing Problem Caused by True Data Sharing

  1998cites this paper
• Optical versus electronic bus for address-transactions in future SMP architectures

  1998influential citation
• Design and evaluation of network interfaces for system area networks

  1998cites this paper
• Parallel Computer Architecture: A Hardware/Software Approach

  1998cites this paper
• An evaluation of hardware-based and compiler-controlled optimizations of snooping cache protocols

  1998cites this paper
• Enhanced computer performance through adaptive main memory

  1998cites this paper
• SIMPLE: A Methodology for Programming High Performance Algorithms on Clusters of Symmetric Multiprocessors (SMPs) (Preliminary Version)

  1998cites this paper
• Effectivness of Dynamic Prefetching in Multiple-Writer Distributed Virtual Shared-Memory Systems

  1997cites this paper
• Reducing the replacement overhead in bus-based COMA multiprocessors

  1997cites this paper
• A Survey of User-Level Network Interfaces for System Area Networks

  1997cites this paper
• Development and Validation of a Hierarchical Memory Model Incorporating CPU- and Memory-Operation Overlap

  1997cites this paper
• On timing constraints of snooping in a bus-based COMA multiprocessor 1

  1997influential citation
• Networking support for high-performance servers

  1997cites this paper
• Performance Evaluation of the SGI Origin2000: A Memory-Centric Characterization of LANL ASCI Applications

  1997cites this paper
• Effectiveness of Dynamic Prefetching in Multiple-WriterDistributed Virtual Shared Memory Systems

  1997cites this paper
• Verification techniques for cache coherence protocols

  1997cites this paper
• SIMPLE: A Methodology for Programming High Performance Algorithms on Clusters of Symmetric Multiprocessors

  1997cites this paper
• ATM network interface architectures for low latency

  1997cites this paper
• A performance evaluation of cluster architectures

  1997cites this paper
• Performance evaluation of a cluster-based multiprocessor built from ATM switches and bus-based multiprocessor servers

  1996cites this paper
• Parallelized network security protocols

  1996cites this paper
• An Eecient Solution to the Cache Thrashing Problem

  1996cites this paper
• Global bus design of a bus-based COMA multiprocessor DICE

  1996cites this paper
• Reducing Coherence Overhead in Shared-Bus Multiprocessors

  1996cites this paper
• HIERARCHICAL DIRECTORY CONTROLLERS IN THE NUMACHINE MULTIPROCESSOR

  1996influential citation
• Global memory management for workstation networks

  1996cites this paper
• A Framework for Evaluating Software and Hardware Mechanisms for Reducing False Sharing

  1996cites this paper
• Using dataflow analysis techniques to reduce ownership overhead in cache coherence protocols

  1996cites this paper
• Performance Analysis Using the MIPS R10000 Performance Counters

  1996cites this paper
• Bus-based COMA-reducing traffic in shared-bus multiprocessors

  1996cites this paper
• The DDMlite, design and implementation of a coma multiprocessor

  1995cites this paper
• Architectural and Implementation Tradeoffs for Multiple-Context Processors

  1995cites this paper
• Executing Object-Oriented Parallel Programs on High Performance Simulators

  1995cites this paper
• Reducing false sharing on shared memory multiprocessors through compile time data transformations

  1995cites this paper