A compare-and-select error tolerant scheme for nonvolatile processors

No abstract is available for this paper.

• Publication year

  2016

• Venue

  IEEE/ACM International Symposium on Nanoscale Architectures

• Publication date

  2016-07-18

• Fields of study

  Computer Science, Engineering

• Identifiers
  DOI 10.1145/2950067.2950092
• External record

  Open on Semantic Scholar

• Source metadata

  Semantic Scholar

• No claims are published for this paper.

• No concepts are published for this paper.

• 4.7 A 65nm ReRAM-enabled nonvolatile processor with 6× reduction in restore time and 4× higher clock frequency using adaptive data retention and self-write-termination nonvolatile logic

  2016cited by this paper
• 10.5 A 90nm 20MHz fully nonvolatile microcontroller for standby-power-critical applications

  2014cited by this paper
• An 8MHz 75µA/MHz zero-leakage non-volatile logic-based Cortex-M0 MCU SoC exhibiting 100% digital state retention at VDD=0V with <400ns wakeup and sleep transitions

  2013cited by this paper
• A 3us wake-up time nonvolatile processor based on ferroelectric flip-flops

  2012cited by this paper
• Low power memristor-based ReRAM design with Error Correcting Code

  2012cited by this paper
• FREE-p: Protecting non-volatile memory against both hard and soft errors

  2011cited by this paper

• No citing papers are available for this paper.