FREE-p: Protecting non-volatile memory against both hard and soft errors

No abstract is available for this paper.

• Publication year

  2011

• Venue

  2011 IEEE 17th International Symposium on High Performance Computer Architecture

• Publication date

  2011-02-12

• Fields of study

  Materials Science, Computer Science, Engineering

• Identifiers
  DOI 10.1109/HPCA.2011.5749752
• External record

  Open on Semantic Scholar

• Source metadata

  Semantic Scholar

• No claims are published for this paper.

• No concepts are published for this paper.

• Reducing cache power with low-cost, multi-bit error-correcting codes

  2010cited by this paper
• Rethinking DRAM design and organization for energy-constrained multi-cores

  2010cited by this paper
• Energy- and endurance-aware design of phase change memory caches

  2010cited by this paper
• Dynamically replicated memory: building reliable systems from nanoscale resistive memories

  2010influential reference
• Security refresh: prevent malicious wear-out and increase durability for phase-change memory with dynamically randomized address mapping

  2010cited by this paper
• Use ECP, not ECC, for hard failures in resistive memories

  2010influential reference
• Virtualized and flexible ECC for main memory

  2010cited by this paper
• Phase change memory technology

  2010influential reference
• SAFER: Stuck-At-Fault Error Recovery for Memories

  2010cited by this paper
• Enhancing lifetime and security of PCM-based Main Memory with Start-Gap Wear Leveling

  2009cited by this paper
• Architecting phase change memory as a scalable dram alternative

  2009cited by this paper
• Flip-N-Write: A simple deterministic technique to improve PRAM write performance, energy and endurance

  2009cited by this paper
• Characterizing and mitigating the impact of process variations on phase change based memory systems

  2009cited by this paper
• Future scaling of processor-memory interfaces

  2009cited by this paper
• DRAM errors in the wild: a large-scale field study

  2009cited by this paper
• Scalable high performance main memory system using phase-change memory technology

  2009cited by this paper
• A durable and energy efficient main memory using phase change memory technology

  2009cited by this paper
• Trading off Cache Capacity for Reliability to Enable Low Voltage Operation

  2008cited by this paper
• Two-bit cell operation in diode-switch phase change memory cells with 90nm technology

  2008cited by this paper
• The PARSEC benchmark suite: Characterization and architectural implications

  2008cited by this paper
• System RAS implications of DRAM soft errors

  2008cited by this paper
• On-Chip Cache Device Scaling Limits and Effective Fault Repair Techniques in Future Nanoscale Technology

  2007cited by this paper
• A Low Power Phase-Change Random Access Memory using a Data-Comparison Write Scheme

  2007cited by this paper
• The area and latency tradeoffs of binary bit-parallel BCH decoders for prospective nanoelectronic memories

  2006cited by this paper
• Modeling within-die spatial correlation effects for process-design co-optimization

  2005cited by this paper
• Reliability study of phase-change nonvolatile memories

  2004cited by this paper
• A permutation-based page interleaving scheme to reduce row-buffer conflicts and exploit data locality

  2000cited by this paper
• A 1.8-V embedded 18-Mb DRAM macro with a 9-ns RAS access time and memory cell efficiency of 33%

  2000cited by this paper
• Memory access scheduling

  2000cited by this paper
• The SPLASH-2 programs: characterization and methodological considerations

  1995cited by this paper
• Error-Correcting Codes for Semiconductor Memory Applications: A State-of-the-Art Review

  1984cited by this paper

• From In-Place Updates to Out-of-Place Selections: Reconsidering Write Disturbance in Non-Volatile Memory

  2026cites this paper
• Analyzing a Two-Tier Disaggregated Memory Protection Scheme Based on Memory Replication

  2025cites this paper
• Hamun: An Approximate Computation Method to Prolong the Lifespan of ReRAM-Based Accelerators

  2025cites this paper
• ECC Replay: A Practical and Efficient Scheme To Tolerate High Stuck Bit Rate

  2025cites this paper
• Achieving Both Performance and Reliability in An Asymmetric File System on Disaggregated Persistent Memory

  2025cites this paper
• Hard Error Correction in STT-MRAM

  2024influential citation
• RC-NVM: Recovery-Aware Reliability-Security Co-Design for Non-Volatile Memories

  2024cites this paper
• Soft and Hard Error-Correction Techniques in STT-MRAM

  2024cites this paper
• Mitigating Write Disturbance in Non-Volatile Memory via Coupling Machine Learning with Out-of-Place Updates

  2024cites this paper
• SELCC: Enhancing MLC Reliability and Endurance with Single-Cell Error Correction Codes

  2024cites this paper
• Achieving DRAM-Like PCM by Trading Off Capacity for Latency

  2024cites this paper
• Achieving Uniform Memory Read Distribution in Storage Class Memory

  2023cites this paper
• Optimizing MPI Collectives on Shared Memory Multi-Cores

  2023cites this paper
• A survey on techniques for improving Phase Change Memory (PCM) lifetime

  2023cites this paper
• AM4: MRAM Crossbar Based CAM/TCAM/ACAM/AP for In-Memory Computing

  2023cites this paper
• Realizing Extreme Endurance Through Fault-aware Wear Leveling and Improved Tolerance

  2023cites this paper
• Compression-Aware and Performance-Efficient Insertion Policies for Long-Lasting Hybrid LLCs

  2023cites this paper
• Pavise: Integrating Fault Tolerance Support for Persistent Memory Applications

  2022cites this paper
• HyCSim: A rapid design space exploration tool for emerging hybrid last-level caches

  2022cites this paper
• L2C2: Last-Level Compressed-Cache NVM and a Procedure to Forecast Performance and Lifetime

  2022influential citation
• Preserving Addressability Upon GC-Triggered Data Movements on Non-Volatile Memory

  2022cites this paper
• Towards the Integration of Reliability and Security Mechanisms to Enhance the Fault Resilience of Neural Networks

  2021cites this paper
• Fault-Aware Dependability Enhancement Techniques for Phase Change Memory

  2021cites this paper
• HARP: Practically and Effectively Identifying Uncorrectable Errors in Memory Chips That Use On-Die Error-Correcting Codes

  2021influential citation
• Tolerating Defects in Low-Power Neural Network Accelerators Via Retraining-Free Weight Approximation

  2021cites this paper
• Dvé: Improving DRAM Reliability and Performance On-Demand via Coherent Replication

  2021cites this paper
• Protecting Multi-Level Memories From Jamming Using Q-ary Expurgated Robust Codes

  2021cites this paper
• Circuit and System-Level Aspects of Phase Change Memory

  2021cites this paper
• A survey of operating system support for persistent memory

  2021influential citation
• Quail: Using NVM write monitor to enable transparent wear-leveling

  2020cites this paper
• ECC Cache: A Lightweight Error Detection for Phase-Change Memory Stuck-At Faults

  2020influential citation
• A Non-Volatile Embedded System

  2020cites this paper
• Chapter Three - Phase-change memory architectures

  2020cites this paper
• Chapter Four - Inter-line level schemes for handling hard errors in PCMs

  2020cites this paper
• Chapter One - Introduction to non-volatile memory technologies

  2020cites this paper
• Systems Support for Emerging Memory Technologies

  2020cites this paper
• WoLFRaM: Enhancing Wear-Leveling and Fault Tolerance in Resistive Memories using Programmable Address Decoders

  2020influential citation
• Polymorphic Compressed Replication of Columnar Data in Scale-Up Hybrid Memory Systems

  2020cites this paper
• LPCMsim: A Lightweight Phase Change Memory Simulator

  2019cites this paper
• Binary Star: Coordinated Reliability in Heterogeneous Memory Systems for High Performance and Scalability

  2019cites this paper
• Storage Class Memory: Principles, Problems, and Possibilities

  2019cites this paper
• Innovations in the Memory System

  2019cites this paper
• Large Scale Studies of Memory, Storage, and Network Failures in a Modern Data Center

  2019cites this paper
• A Survey on PCM Lifetime Enhancement Schemes

  2019cites this paper
• Online Correction of Hard Errors and Soft Errors via One-Step Decodable OLS Codes for Emerging Last Level Caches

  2019cites this paper
• An Efficient Spare-Line Replacement Scheme to Enhance NVM Security

  2019cites this paper
• Software Wear Management for Persistent Memories

  2019cites this paper
• EFFICIENT SECURITY IN EMERGING MEMORIES

  2018cites this paper
• Architectural support for designing dependable non-volatile main memories

  2018cites this paper
• A high-performance and endurable SSD cache for parity-based RAID

  2018cites this paper
• Dependable Non-Volatile Memory

  2018influential citation
• Block Cooperation

  2018influential citation
• PRINS: Processing-in-Storage Acceleration of Machine Learning

  2018cites this paper
• Tolerating Write Disturbance Errors in PCM: Experimental Characterization, Analysis, and Mechanisms

  2018cites this paper
• Progressive ECC Techniques for Phase Change Memory

  2018cites this paper
• UnistorFS

  2018cites this paper
• Blackcomb2: Hardware-Software Co-design for Nonvolatile Memory in Exascale Systems

  2018cites this paper
• Write-aware memory management for hybrid SLC-MLC PCM memory systems

  2017cites this paper
• Word- and Partition-Level Write Variation Reduction for Improving Non-Volatile Cache Lifetime

  2017cites this paper
• ECS

  2017influential citation
• Fast Persistent Heap Based on Non-Volatile Memory

  2017cites this paper
• Write management mechanisms for systems with non-volatile memory technologies

  2017cites this paper
• A Statistical View of Architecture Design

  2017cites this paper
• A Survey of Soft-Error Mitigation Techniques for Non-Volatile Memories

  2017cites this paper
• Content-Aware Bit Shuffling for Maximizing PCM Endurance

  2017cites this paper
• Energy efficient memory technologies

  2017cites this paper
• Lemonade from lemons: Harnessing device wearout to create limited-use security architectures

  2017cites this paper
• Opportunistic Memory Systems in Presence of Hardware Variability

  2017cites this paper
• Architecting the last-level cache for GPUs using STT-MRAM nonvolatile memory

  2017cites this paper
• Fine-grained checkpoint based on non-volatile memory

  2017cites this paper
• Software-Defined ECC: Heuristic Recovery from Uncorrectable Memory Errors - eScholarship

  2017cites this paper
• Exploring the Potential for Collaborative Data Compression and Hard-Error Tolerance in PCM Memories

  2017cites this paper
• Multi-bit fault tolerant design for resistive memories through dynamic partitioning

  2017cites this paper
• Thermal-aware, heterogeneous materials for improved energy and reliability in 3D PCM architectures

  2017influential citation
• Live together or Die Alone: Block cooperation to extend lifetime of resistive memories

  2017cites this paper
• Reliable Nonvolatile Memories: Techniques and Measures

  2017cites this paper
• Architectural Techniques to Enable Reliable and Scalable Memory Systems

  2017influential citation
• REMAP: a reliability/endurance mechanism for advancing PCM

  2017cites this paper
• Cost-Effective Design Solutions for Enhancing PRAM Reliability and Performance

  2017influential citation
• A Survey of Architectural Techniques for Managing Process Variation

  2016cites this paper
• A Survey of Software Techniques for Using Non-Volatile Memories for Storage and Main Memory Systems

  2016cites this paper
• A Hybrid Memory Hierarchy to Improve Cache Reliability with Non-volatile STT-RAM

  2016cites this paper
• BACH: A Bandwidth-Aware Hybrid Cache Hierarchy Design with Nonvolatile Memories

  2016cites this paper
• Rethinking Computer Architectures and Software Systems for Phase-Change Memory

  2016cites this paper
• Efficient Warranty-Aware Wear Leveling for Embedded Systems With PCM Main Memory

  2016cites this paper
• ReadDuo: Constructing Reliable MLC Phase Change Memory through Fast and Robust Readout

  2016cites this paper
• A Survey of Techniques for Modeling and Improving Reliability of Computing Systems

  2016influential citation
• AC-WAR: Architecting the Cache Hierarchy to Improve the Lifetime of a Non-Volatile Endurance-Limited Main Memory

  2016cites this paper
• Enabling Hybrid PCM Memory System with Inherent Memory Management

  2016cites this paper
• BLESS: A simple and efficient scheme for prolonging PCM lifetime

  2016influential citation
• Soft error mitigation techniques for future chip multiprocessors

  2016cites this paper
• Improving Read Performance of NAND Flash SSDs by Exploiting Error Locality

  2016cites this paper
• A compare-and-select error tolerant scheme for nonvolatile processors

  2016cites this paper
• High-Density Image Storage Using Approximate Memory Cells

  2016cites this paper
• EqualWrites: Reducing Intra-Set Write Variations for Enhancing Lifetime of Non-Volatile Caches

  2016cites this paper
• Combating the reliability challenge of GPU register file at low supply voltage

  2016cites this paper
• Improving PCM Endurance with a Constant-Cost Wear Leveling Design

  2016cites this paper
• A long lifetime, low error rate RRAM design with self-repair module

  2016cites this paper
• Balancing reliability, cost, and performance tradeoffs with FreeFault

  2015cites this paper
• Hybrid Main Memory for High Bandwidth Multi-Core System

  2015cites this paper