Design of a pre-scheduled data bus for advanced encryption standard encrypted system-on-chips

No abstract is available for this paper.

• Publication year

  2017

• Venue

  Asia and South Pacific Design Automation Conference

• Publication date

  Unknown publication date

• Fields of study

  Computer Science, Engineering

• Identifiers
  DOI 10.1109/ASPDAC.2017.7858373
• External record

  Open on Semantic Scholar

• Source metadata

  Semantic Scholar

• No claims are published for this paper.

• No concepts are published for this paper.

• Security analysis on consumer and industrial IoT devices

  2016cited by this paper
• A High-Performance On-Chip Bus (MSBUS) Design and Verification

  2015cited by this paper
• Security of IoT systems: Design challenges and opportunities

  2014cited by this paper
• FPGA-Based 40.9-Gbits/s Masked AES With Area Optimization for Storage Area Network

  2013cited by this paper
• Construction of Optimum Composite Field Architecture for Compact High-Throughput AES S-Boxes

  2012cited by this paper
• Efficient and High-Performance Parallel Hardware Architectures for the AES-GCM

  2012cited by this paper
• An Efficient Multimode Multiplier Supporting AES and Fundamental Operations of Public-Key Cryptosystems

  2010cited by this paper
• On the Optimum Constructions of Composite Field for the AES Algorithm

  2006cited by this paper
• Specification of the Bluetooth System

  2003cited by this paper
• Architectures and VLSI Implementations of the AES-Proposal Rijndael

  2002cited by this paper
• Wireless lan medium access control (mac) and physical layer (phy) specifications

  1999cited by this paper

• Comparative Study in Enhancing AES Algorithm: Data Encryption

  2023cites this paper
• Encryption AXI Transaction Core for Enhanced FPGA Security

  2022cites this paper
• An Edge Detection IP of Low-Cost System on Chip for Autonomous Vehicles

  2021cites this paper
• An IoT-Edge-Server System with BLE Mesh Network, LBPH, and Deep Metric Learning

  2021cites this paper
• A Lightweight AEAD encryption core to secure IoT applications

  2020influential citation
• Towards IP integration on SoC: a case study of high-throughput and low-cost wrapper design on a novel IBUS architecture

  2020cites this paper
• An Efficient AES Algorithm for IoT based Applications

  2019cites this paper
• A Vision of Fog Systems with Integrating FPGAs and BLE Mesh Network

  2019cites this paper
• Mesh-IoT Based System For Large-Scale Environment

  2018cites this paper
• Exploring Slice-Energy Saving on an Video Processing FPGA Platform with Approximate Computing

  2018cites this paper
• An FPGA Synthesis of Face Detection Algorithm using HAAR Classifier

  2018cites this paper
• Comparative Power Analysis of an Adaptive Bus Encoding Method on the MBUS Structure

  2017cites this paper
• Design of a Secure Biofeedback Digital System (BFS) Using a 33-Step Training Table for Cardio Equipment

  2017cites this paper
• A Compression Algorithm Design and Simulation for Processing Large Volumes of Data from Wireless Sensor Networks

  2017cites this paper