On the Optimum Constructions of Composite Field for the AES Algorithm

No abstract is available for this paper.

• Publication year

  2006

• Venue

  IEEE Transactions on Circuits and Systems - II - Express Briefs

• Publication date

  2006-10-23

• Fields of study

  Mathematics, Computer Science

• Identifiers
  DOI 10.1109/TCSII.2006.882217
• External record

  Open on Semantic Scholar

• Source metadata

  Semantic Scholar

• No claims are published for this paper.

• No concepts are published for this paper.

• A Very Compact S-Box for AES

  2005cited by this paper
• A Systematic Evaluation of Compact Hardware Implementations for the Rijndael S-Box

  2005cited by this paper
• High-speed VLSI architectures for the AES algorithm

  2004cited by this paper
• An FPGA-Based Performance Analysis of the Unrolling, Tiling, and Pipelining of the AES Algorithm

  2003cited by this paper
• Efficient Implementation of Rijndael Encryption in Reconfigurable Hardware: Improvements and Design Tradeoffs

  2003cited by this paper
• A fully pipelined memoryless 17.8 Gbps AES-128 encryptor

  2003cited by this paper
• An ASIC Implementation of the AES SBoxes

  2002cited by this paper
• Implementation approaches for the Advanced Encryption Standard algorithm

  2002cited by this paper
• Rijndael FPGA implementation utilizing look-up tables

  2001cited by this paper
• Architectural Optimization for a 1.82Gbits/sec VLSI Implementation of the AES Rijndael Algorithm

  2001cited by this paper
• A Compact Rijndael Hardware Architecture with S-Box Optimization

  2001cited by this paper
• Efficient Rijndael Encryption Implementation with Composite Field Arithmetic

  2001cited by this paper

• A (145, 128) DEC-TED BCH Decoder with Composite Field and Redundant Arithmetic

  2025cites this paper
• A Compact 16-bit S-box over Tower Field $\F_{(((2^2)^2)^2)^2}$ with High Security

  2025cites this paper
• Novel Substitution Box Architectural Synthesis for Lightweight Block Ciphers

  2024cites this paper
• Novel High Throughput-to-Area Efficiency and Strong-Resilience Datapath of AES for Lightweight Implementation in IoT Devices

  2024cites this paper
• Design of Real-Time Multiplayer Word Game for the Android Platform Using Firebase and Fuzzy Logic

  2023cites this paper
• Securing AES Designs Against Power Analysis Attacks: A Survey

  2023cites this paper
• Optimization of AES-128 Encryption Algorithm for Security Layer in ZigBee Networking of Internet of Things

  2022cites this paper
• Low-Complexity AES Architectures Resilient to Power Analysis Attacks

  2022cites this paper
• Using AES Encryption Algorithm to Optimize High-tech Intelligent Platform

  2021cites this paper
• Lightweight 8‐bit S‐box and combined S‐box/S‐box−1 for cryptographic applications

  2021cites this paper
• Compact and efficient structure of 8-bit S-box for lightweight cryptography

  2021cites this paper
• FPGA implementation of AES algorithm for high speed applications

  2021cites this paper
• A low critical path delay structure for composite field AES S-box based on constant matrices multiplication merging

  2020cites this paper
• Designing Security Framework for Secure Exam System based on QR Code

  2020cites this paper
• A novel method of improvement in advanced encryption standard algorithm with dynamic shift rows, sub byte and mixcolumn operations for the secure communication

  2020cites this paper
• Hardware Obfuscation of AES through Finite Field Construction Variation

  2019cites this paper
• Architecture Optimization and Performance Comparison of Nonce-Misuse-Resistant Authenticated Encryption Algorithms

  2019cites this paper
• Construction of a Low Multiplicative Complexity GF (24) Inversion Circuit for Compact AES S-Box

  2018cites this paper
• Circuit and system design for optimal lightweight AES encryption on FPGA

  2018cites this paper
• Improving AES Core Performance via an Advanced ASBUS Protocol

  2017cites this paper
• Performance comparison of AES-GCM-SIV and AES-GCM algorithms for authenticated encryption on FPGA platforms

  2017cites this paper
• Design of a pre-scheduled data bus for advanced encryption standard encrypted system-on-chips

  2017cites this paper
• Data Security in Wireless Communication using Multiple Keys

  2017cites this paper
• Programmable Cellular Automata-Based Low-Power Architecture to S-Box : An Application to WBAN

  2017cites this paper
• mapping Plain Text AddRoundKey SubBytes ShiftRow MixColumns AddRoundKey SubBytes ShiftRow AddRoundKey Cipher Text MasterKey KeyExpansion KeyRegister

  2017cites this paper
• An automated S-box optimization based on composite field arithmetic

  2017influential citation
• TRADE-OFFS FOR THRESHOLD IMPLEMENTATIONS ILLUSTRATED ON ADVANCED ENCRYPTION STANDARDS

  2016cites this paper
• FPGA Implementation of High Throughput Dual Key based AES Encryption and Decryption

  2016cites this paper
• A Lightweight High-Performance Fault Detection Scheme for the Advanced Encryption Standard and Scalable Encryption Algorithm using Composite Fields

  2016cites this paper
• Area and Throughput Analysis of Different AES Architectures for FPGA Implementations

  2016cites this paper
• Hardware Implementation of AES Using Area-Optimal Polynomials for Composite-Field Representation GF(2^4)^2 of GF(2^8)

  2016cites this paper
• High-throughput low-area design of AES using constant binary matrix-vector multiplication

  2016cites this paper
• Emerging Security Mechanisms for Medical Cyber Physical Systems

  2016cites this paper
• Low Power S-Box Architecture for AES Algorithm using Programmable Second Order Reversible Cellular Automata: An Application to WBAN

  2016cites this paper
• Design and analysis of privacy-preserving medical cloud computing systems

  2016cites this paper
• A high performance advanced encryption standard (AES) encrypted on-chip bus architecture for internet-of-things (IoT) system-on-chips (SoC)

  2016cites this paper
• Novel Adaptive Hold Logic Circuit for the Multiplier using Add Round Key and Parallel AES

  2016cites this paper
• Design of Low Complexity Fault Detection Scheme for AES using Composite Field Arithmetic

  2016cites this paper
• An Efficient Hardware Architecture for High Throughput AES Encryptor Using MUX Based Sub Pipelined S-Box

  2016cites this paper
• Low Complexity Reed-Solomon Decoder Design with Pipelined Recursive Euclidean Algorithm

  2016cites this paper
• Optimization of Area and Delay for Implementation of the Composite Field Advanced Encryption Standard S-Box

  2016cites this paper
• INNOV 2014

  2015cites this paper
• LFSR based S-box for lightweight cryptographic implementation

  2015cites this paper
• Hardware Implementation of Compact AES S-box

  2015cites this paper
• Compact and short critical path finite field inverter for cryptographic S-box

  2015cites this paper
• Multiplexer based high throughput S-box for AES application

  2015cites this paper
• Systolic Architecture for High Speed FIR Filter Using VLSI Technology

  2015cites this paper
• FPGA implementation of dual key based AES encryption with key Based S-Box generation

  2015cites this paper
• An Area Optimized Implementation of AES S-Box Based on Composite Field and Evolutionary Algorithm

  2015cites this paper
• Implementation of AES Using NVM Memories Based on Comparison Function

  2015cites this paper
• A low-delay common subexpression elimination algorithm for constant matrix multiplications over GF(2m)

  2015cites this paper
• VLSI IMPLEMENTATION OF HIGH SPEED FIR FILTER USING SYSTOLIC ARCHITECTURE

  2015cites this paper
• Trade-Offs for Threshold Implementations Illustrated on AES

  2015cites this paper
• PSP CO2: An Efficient Hardware Architecture for AES Algorithm for High Throughput

  2015cites this paper
• Implementation of S-Box for Advanced Encryption Standard

  2015cites this paper
• Secure and Efficient Crypto System Based On 128-Bit AES

  2014cites this paper
• Design and synthesis of dual key based AES encryption

  2014cites this paper
• Design and Implementation of Parallel AES Encryption Engines for Multi-Core Processor Arrays

  2014cites this paper
• Implementation of pipelined hardware architecture for AES algorithm using FPGA

  2014cites this paper
• CFA based SBOX and Modified Mixcolumn Implementation of 8 Bit Datapath for AES

  2014cites this paper
• Performance Characterization of Pipelined S-Box Implementations for the Advanced Encryption Standard

  2014cites this paper
• New lightweight AES S-box using LFSR

  2014cites this paper
• Application of the Composite Field in the Design of an Improved AES S-box Based on Inversion

  2014influential citation
• International Journal of Ethics in Engineering & Management Education

  2014cites this paper
• Architectures of self-controllable digital operators

  2014cites this paper
• An optimized delay-aware common subexpression elimination algorithm for hardware implementation of binary-field linear transform

  2014cites this paper
• A New Common Subexpression Elimination Algorithm for Constant Matrix Multiplications Over Binary Field

  2014cites this paper
• Fault Detection and Modification of Substitution Box In Advanced Encryption Standard

  2013cites this paper
• A low cost reliable architecture for S-Boxes in AES processors

  2013cites this paper
• Performance Characterization of AES Datapath Architectures in 90-nm Standard Cell CMOS Technology

  2013cites this paper
• A new lightweight and high performance AES S-box using modular design

  2013cites this paper
• Efficient Fault Diagnosis Schemes for Reliable Lightweight Cryptographic ISO/IEC Standard CLEFIA Benchmarked on ASIC and FPGA

  2013cites this paper
• Variation-Derived Chip Security And Accelerated Simulation Of Variations

  2013cites this paper
• DESIGN AND IMPLEMENTATION OF S-BOX ARCHITECTURES IN VLSI

  2013cites this paper
• ―A High Throughput CFA AES S-Box with Error Correction Capability‖

  2013cites this paper
• Improving Common Subexpression Elimination Algorithm with A New Gate-Level Delay Computing Method

  2013cites this paper
• Generation of Dynamic S-Box Using Irreduceable Polynomial and the Secret Key Used

  2013cites this paper
• Fault Detection Technique for Compact AES Design

  2013cites this paper
• Implementation of 2.6 Gbps super-high speed AES-CCM security protocol for IEEE 802.11i

  2013cites this paper
• High Throughput- Resource Saving Hardware Implementation of AES-CCM for Robust Security Network

  2013cites this paper
• A HIGH THROUGHPUT AND ERROR TOLERANT AES DESIGN

  2013cites this paper
• FPGA Implementation of Mix and Inverse Mix Column for AES Algorithm

  2013cites this paper
• Fault Detection For AES Cryptographic Design

  2013cites this paper
• Parallel AES Encryption Engines for Many-Core Processor Arrays

  2013cites this paper
• Algebraic Construction and Cryptographic Properties of Rijndael Substitution Box

  2012cites this paper
• Construction of Optimum Composite Field Architecture for Compact High-Throughput AES S-Boxes

  2012influential citation
• VLSI implementation and its optimisation for digital cryptosystems

  2012influential citation
• Parity Based Fault Detection Approach for the Low Power S-Box and Inverse S-Box

  2012cites this paper
• Advanced Encryption Standard (AES) Implementation in Embedded Systems

  2012cites this paper
• Efficient and High-Performance Parallel Hardware Architectures for the AES-GCM

  2012cites this paper
• AES S-box using Fermat's Little Theorem for the highly constrained embedded devices

  2012cites this paper
• A fully-parallel step-by-step BCH decoder over composite field for NOR flash memories

  2012cites this paper
• Area and power optimisation for AES encryption module implementation on FPGA

  2012cites this paper
• Algebraic Construction and Cryptographic Properties of Rijndael Substitution Box

  2012cites this paper
• Some Representations of the S-Box of Camellia in GF(((22)2)2)

  2012cites this paper
• Performances of the AES design in 0.18μm CMOS technology

  2012cites this paper
• Reliable and High-Performance Hardware Architectures for the Advanced Encryption Standard/Galois Counter Mode

  2011influential citation
• Composite field GF(((22)2)2) advanced encryption standard (AES) S-box with algebraic normal form representation in the subfield inversion

  2011cites this paper
• EFFICIENT HARDWARE IMPLEMENTATION FOR THE ADVANCED ENCRYPTION STANDARD AND RC6 ALGORITHM

  2011cites this paper
• A Low-Power High-Performance Concurrent Fault Detection Approach for the Composite Field S-Box and Inverse S-Box

  2011cites this paper