FPGA Prototyping and Design Evaluation of a NoC-Based MPSoC

Chip communication architectures become an important element that is critical to control when designing a complex MultiProcessor System-on-Chip (MPSoC). This led to the emergence of new interconnection architectures, like Network-on-Chip (NoC). NoCs have been proven to be a promising solution to the concerns of MPSoCs in terms of data parallelism. Field-Programmable Gate Arrays (FPGA) has some perceived challenges. Overcoming those challenges with the right prototyping solutions is easy and cost-effective leading to much faster time-to-market. In this paper, we present an FPGA based on rapid prototyping in hardware/software co-design and design evaluation of a mixed HW/SW MPSoC using a NoC. A case study of two-dimensional mesh NoC-based MPSoC architecture is presented with a validation environment. The synthesis and implementation results of the NoC-based MPSoC on a Virtex 5 ML 507 enable a reasonable frequency (151.5 MHz) and a resource usage rate equals to 58% (6,586 out of 11,200 slices used).

• Publication year

  2017

• Venue

  International Journal of Advanced Computer Science and Applications

• Publication date

  Unknown publication date

• Fields of study

  Computer Science, Engineering

• Identifiers
  DOI 10.14569/IJACSA.2017.081139
• External record

  Open on Semantic Scholar

• Source metadata

  Semantic Scholar

• No claims are published for this paper.

• No concepts are published for this paper.

• Simulation and Mathematical Analysis of Multi-core Cluster Architecture

  2015cited by this paper
• Hardware resource utilization optimization in FPGA-based Heterogeneous MPSoC architectures

  2015cited by this paper
• A generic FPGA prototype for on-chip systems with network-on-chip communication infrastructure

  2014cited by this paper
• Verification Environments for USB Controller

  2013cited by this paper
• Mathematical formalisms for performance evaluation of networks-on-chip

  2013cited by this paper
• Customisation of on-chip network interconnects and experiments in field-programmable gate arrays

  2012cited by this paper
• MPSoCDK: A framework for prototyping and validating MPSoC projects on FPGAs

  2012cited by this paper
• Implementation of W-CDMA Cell Search on a Highly Parallel and Scalable MPSoC

  2011cited by this paper
• HeMPS-S: A homogeneous NoC-based MPSoCs framework prototyped in FPGAs

  2011cited by this paper
• Improved MPSoC co-design methodology for stream oriented processing applications

  2010cited by this paper
• Modern development methods and tools for embedded reconfigurable systems: A survey

  2010cited by this paper
• An area-efficient dynamically reconfigurable Spatial Division Multiplexing network-on-chip with static throughput guarantee

  2010cited by this paper
• A Case Study for NoC-Based Homogeneous MPSoC Architectures

  2009cited by this paper
• Generic array-based MPSoC architecture

  2009cited by this paper
• Performance evaluation of cluster-based homogeneous multiprocessor system-on-chip using FPGA device

  2009cited by this paper
• An Automated Design Flow for NoC-based MPSoCs on FPGA

  2008influential reference
• An 80-Tile Sub-100-W TeraFLOPS Processor in 65-nm CMOS

  2008cited by this paper
• Generic crossbar network on chip for FPGA MPSoCs

  2008cited by this paper
• FAUST , an Asynchronous Network-on-Chip based Architecture for Telecom Applications

  2007cited by this paper
• Architecture of a Dynamically Reconfigurable NoC for Adaptive Reconfigurable MPSoC

  2006cited by this paper
• Networks on Chips for High-End Consumer-Electronics TV System Architectures

  2006cited by this paper
• Efficient Automated Synthesis, Programing, and Implementation of Multi-Processor Platforms on FPGA Chips

  2006influential reference
• Dynamic reconfiguration with hardwired networks-on-chip on future FPGAs

  2005cited by this paper
• OCCN: a network-on-chip modeling and simulation framework

  2004cited by this paper
• Connecting Customized IP to the MicroBlaze Soft Processor Using the Fast Simplex Link (FSL) Channel

  2003cited by this paper
• SoCIN: a parametric and scalable network-on-chip

  2003cited by this paper

• An MPI-based MPSoC Platform in FPGA

  2021cites this paper