SoCIN: a parametric and scalable network-on-chip

No abstract is available for this paper.

• Publication year

  2003

• Venue

  16th Symposium on Integrated Circuits and Systems Design, 2003. SBCCI 2003. Proceedings.

• Publication date

  2003-09-08

• Fields of study

  Computer Science, Engineering

• Identifiers
  DOI 10.1109/SBCCI.2003.1232824
• External record

  Open on Semantic Scholar

• Source metadata

  Semantic Scholar

• No claims are published for this paper.

• No concepts are published for this paper.

• The torus routing chip

  2005cited by this paper
• Networks on Chips: A New SoC Paradigm

  2002cited by this paper
• A network on chip architecture and design methodology

  2002cited by this paper
• Interconnection Networks: An Engineering Approach

  2002cited by this paper
• An Interconnect Architecture for Networking Systems on Chips

  2002cited by this paper
• Route packets, not wires: on-chip interconnection networks

  2001cited by this paper
• A generic architecture for on-chip packet-switched interconnections

  2000cited by this paper
• Designing and implementing a fast crossbar scheduler

  1999cited by this paper

• Ferramenta Interativa para Elaboração de Sistemas Integrados Baseados em Múltiplos Núcleos

  2025cites this paper
• Hardening an AMBA-AXI Network Interface for a Reliable Network-on-Chip

  2025cites this paper
• Macro and Micro Architectures for Network on Chip

  2021cites this paper
• An MPI-based MPSoC Platform in FPGA

  2021cites this paper
• Theoretical Analysis and Evaluation of NoCs with Weighted Round-Robin Arbitration

  2021cites this paper
• Evaluation of a Non-intrusive packet delivery monitoring service on Networks-on-Chip

  2020influential citation
• Design and implementation of an FPGA-based NoC for Real Time Systems

  2019cites this paper
• Communication Latency Evaluation on a Software-Defined Network-on-Chip

  2019cites this paper
• Generation of Application Specific Fault Tolerant Irregular NoC Topologies Using Tabu Search

  2019cites this paper
• Analyzing the Error Propagation in a Parameterizable Network-on-Chip Router

  2019cites this paper
• Dedicated monitoring service without routing mitigation for Networks-on-Chip

  2019cites this paper
• Maximizing the Inner Resilience of a Network-on-Chip through Router Controllers Design †

  2019cites this paper
• Implementation of fault tolerance techniques for integrated network interfaces

  2018cites this paper
• An Efficient Implementation of 4x4 King Mesh Topology using Routing Technique

  2018cites this paper
• Performance-aware test-time optimization schemes for analysis of logic level faults in channels of on-chip networks

  2018cites this paper
• Survey on Architecture for Network on Chip

  2018cites this paper
• On Multicast in Asynchronous Networks-on-Chip: Techniques, Architectures, and FPGA Implementation

  2018cites this paper
• Analysis of LEON3 systems integration for a Network-on-Chip

  2018cites this paper
• Expansible Network-on-Chip Architecture

  2018cites this paper
• Survey on Real-Time Networks-on-Chip

  2017cites this paper
• FPGA Prototyping and Design Evaluation of a NoC-Based MPSoC

  2017cites this paper
• A Study of Recent Contributions on Simulation Tools for Network-on-Chip(NoC)

  2017cites this paper
• DHyANA : a Digital Hierarchical Neuromorphic Architecture for Liquid Computing

  2017cites this paper
• A Study of Recent Contribution on Simulation Tools for Network-on-Chip

  2017cites this paper
• Deadline, Energy and Buffer-Aware Task Mapping Optimization in NoC-Based SoCs Using Genetic Algorithms

  2017cites this paper
• Bio-inspired NoC fault tolerant techniques using guaranteed throughput and best effort services

  2016cites this paper
• A design methodology and various performance and fabrication metrics evaluation of 3D Network-on-Chip with multiplexed Through-Silicon Vias

  2016cites this paper
• Hardware-accelerated evolutionary hard real-time task mapping for wormhole network-on-chip with priority-preemptive arbitration

  2016cites this paper
• Rapid prototyping of Networks-on-Chip on multi-FPGA platforms

  2016cites this paper
• NoCGIN: A Gamma Interconnection Network as NoC Interconnect

  2016cites this paper
• Networks on Chip, router architectures and performance challenges

  2016cites this paper
• Service-Oriented Architecture Design for Virtualization in Network-on-Chip

  2016cites this paper
• NoC Dimensioning from Mathematical Models

  2016cites this paper
• Improving packet predictability of scalable network-on-chip designs without priority pre-emptive arbitration

  2015influential citation
• Analysis and synthesis techniques of router circuits

  2015cites this paper
• A Design Methodology and Various Performance and Fabrication Metrics Evaluation of 3 D Network-on-Chip with Multiplexed Through-Silicon Vias

  2015cites this paper
• Ant Colony Routing for Latency Reduction in 3D Networks-on-Chip

  2015cites this paper
• Analysis and Management of Communication in On-Chip Networks

  2015cites this paper
• Survey of Network on Chip Architectures

  2015influential citation
• Area Efficient CMOS Layout Design of Ring Counter

  2015cites this paper
• NETWORK ON-CHIP AND ITS RESEARCH CHALLENGES

  2015cites this paper
• Resilient On-Chip Memory Design in the Nano Era

  2015cites this paper
• Parameterizable Ethernet Network-on-Chip Architecture on FPGA

  2015cites this paper
• Deployment and Debugging of Real-Time Applications on Multicore Architectures

  2015cites this paper
• Design of Router Supporting Multiply Routing Algorithm for NoC

  2014cites this paper
• Routing in Network-on-Chips Using Ant Colony Optimization

  2014cites this paper
• Integrated Development Environment for generation of middleware for hybrid processors based embedded systems

  2014cites this paper
• A Scalable and Adaptive Network on Chip for Many-Core Architectures

  2014cites this paper
• Exploring hierarchy, adaptability and 3D in NoCs for the next generation of MPSoCs

  2014cites this paper
• Mathematical Models Applied to On-Chip Network on FPGA for Resource Estimation

  2014cites this paper
• NoC-based fault-tolerant cache design in chip multiprocessors

  2014cites this paper
• Resource-aware clustering design for NoC-based MPSoCs

  2014cites this paper
• XIRU: Interface de Rede Extensível para Integração de Núcleos a uma Rede-em-Chip

  2014cites this paper
• dAElite: A TDM NoC Supporting QoS, Multicast, and Fast Connection Set-Up

  2014cites this paper
• Network-on-Chip Based Multiprocessor Platforms

  2014cites this paper
• Differentiated Communication Services for NoC-Based MPSoCs

  2014cites this paper
• Efficient routing in network-on-chip for 3D topologies

  2014cites this paper
• Segurança em Redes-em-Chip: Conceitos e Revisão do Estado da Arte

  2014cites this paper
• A Parameterizable NoC Router for FPGAs

  2014cites this paper
• Providing a New Architecture for Network on Chip

  2014cites this paper
• Network on Hybrid Processors based High End Embedded System

  2014cites this paper
• Differentiated Communication Services for NoC-Based MPSoCs

  2014cites this paper
• Une méthodologie de conception de modèles analytiques de surface et de puissance de réseaux sur puce hautement paramétriques basée sur une méthode d'apprentissage automatique. (A machine-learning based methodology to design analytical area and power models of highly parametric networks-on-chip)

  2013cites this paper
• Modeling and analysis of fault-tolerant distributed memories for Networks-on-Chip

  2013cites this paper
• Routing for applications in NoC using ACO-based algorithms

  2013cites this paper
• Embedded dynamic programming networks for networks-on-chip

  2013cites this paper
• An Interconnection Network Topology Generation Scheme for Multicore Systems

  2013cites this paper
• Framework for Simulation of Heterogeneous MpSoC for Design Space Exploration

  2013cites this paper
• A NOC closed-loop performance monitor and adapter

  2013cites this paper
• A fully parallel BIST-based method to test the crosstalk defects on the inter-switch links in NOC

  2013cites this paper
• Clustering and message distance trade-offs in torus-based Networks-on-Chip

  2013cites this paper
• Rerouting: Scalable NoC self-optimization by distributed hardware-based connection reallocation

  2013cites this paper
• Congestion-aware ant colony based routing algorithms for efficient application execution on Network-on-Chip platform

  2013cites this paper
• Analyzing and Exploring Fault-tolerant Distributed Memories for NoCs

  2013cites this paper
• The Co-Design of Test Structure and Test Data Transfer Mode for 2D-Mesh NoC

  2013cites this paper
• Design and Implementation of Reconfigurable Router A rchitecture for Dynamic NoC’s

  2013cites this paper
• Performance Evaluation of Hierarchical-Torus NoC

  2013cites this paper
• Security mechanisms to improve the availability of a Network-on-Chip

  2013cites this paper
• DYNAMIC AND LEAKAGE POWER OPTIMIZATION USING LOW POWER DESIGN METHODOLOGY-GATE LEVEL POWER OPTIMIZATION FOR IMPLEMENTATION OF 2-D MESH NETWORK-ON-CHIP ROUTER

  2013cites this paper
• ACO-Based Static Routing for Network-on-Chips

  2012cites this paper
• ESPECIFICANDO FORMALMENTE TOPOLOGIAS PARA REDES EM CHIP

  2012cites this paper
• A Locality-Aware Hybrid NoC Configuration Algorithm Utilizing the Communication Volume among IP Cores

  2012cites this paper
• Test and Diagnosis of Routers

  2012cites this paper
• Exploration d'architectures génériques sur FPGA pour des algorithmes d'imagerie multispectrale

  2012cites this paper
• Resource Allocation in Time-Division-Multiplexed Networks on Chip

  2012cites this paper
• ATARDS: An adaptive fault-tolerant strategy to cope with massive defects in Network-on-Chip interconnections

  2012cites this paper
• Optimizing heterogeneous NoC design

  2012cites this paper
• Designing Low Power and High Performance Network-on-Chip Communication Architectures for Nanometer SoCs

  2012cites this paper
• ATARDS: An adaptive fault-tolerant strategy to cope with massive defects in Network-on-Chip interconnections

  2012cites this paper
• Power & Area Efficient Router in 2-D Mesh Network-on-Chip Using Low Power Methodology - Clock Gating Techniques

  2012cites this paper
• Static routing for applications mapped on NoC platform using ant colony algorithms

  2012cites this paper
• Design Space Exploration of FPGA-Based NoC Routers

  2012cites this paper
• AVALIAÇÃO DE DESEMPENHO EM UMA NOC DE UMA APLICAÇÃO DISTRIBUÍDA UTILIZANDO UM MIDDLEWARE JAVA

  2012cites this paper
• PARS — An efficient congestion-Aware Routing method for Networks-on-Chip

  2012cites this paper
• Fault-Tolerant Techniques to Manage Yield and Power Constraints in Network-on-Chip Interconnections

  2012cites this paper
• A TDM NoC supporting QoS, multicast, and fast connection set-up

  2012cites this paper
• ACO-based Algorithms for Search and Optimization of Routes in NoC Platform

  2012cites this paper
• A novel BMNoC configuration algorithm utilizing communication volume and locality among cores

  2012cites this paper
• A novel NoC-based design for fault-tolerance of last-level caches in CMPs

  2012cites this paper
• Packet Switched Networks for Communications within Large Multi-Core Systems on Chip

  2012cites this paper