Mathematical Models Applied to On-Chip Network on FPGA for Resource Estimation

One main challenge of prototyping a SoC (System on Chip) on FPGA (Field Programmable Gate Array) is to tune at best the communication architecture according to the task graph of an application and the available resources of the chosen FPGA. The exploration of the potential design candidates is time consuming, tedious and does not scale. The sheer number of parameters leads to a wide design space that cannot be explored in a limited time. The aim of this paper is to identify mathematical models applied to NoC to estimate FPGA resources. Mathematical models are obtained from a database containing a set of observed results. Using the database, the Pearson's correlation coefficient and the variable clustering are used to set the most appropriate variables and constants. The mathematical models are obtained and then validated with a set of experimental results. The validation shows that the error rate between observed results and the analytically estimated results is less than 5%. The designer can therefore tune the NoC in shorter exploration time.

• Publication year

  2014

• Venue

  IEEE International Conference on Computational Science and Engineering

• Publication date

  2014-12-19

• Fields of study

  Mathematics, Computer Science, Engineering

• Identifiers
  DOI 10.1109/CSE.2014.117
• External record

  Open on Semantic Scholar

• Source metadata

  Semantic Scholar

• No claims are published for this paper.

• No concepts are published for this paper.

• A survey on application mapping strategies for Network-on-Chip design

  2013cited by this paper
• A power-area analysis of NoCs in FPGAs

  2012cited by this paper
• System Level Approach to NoC Design Space Exploration

  2012cited by this paper
• Design Space Exploration for Networks On-chip

  2011cited by this paper
• An Approach for Effective Design Space Exploration

  2010cited by this paper
• ORION 2.0: A fast and accurate NoC power and area model for early-stage design space exploration

  2009cited by this paper
• A Power and Energy Exploration of Network-on-Chip Architectures

  2007cited by this paper
• PNoC: a flexible circuit-switched NoC for FPGA-based systems

  2006cited by this paper
• NOCDEX: Network on Chip Design Space Exploration Through Direct Execution and Options Selection Through Principal Component Analysis

  2006cited by this paper
• A flexible circuit switched NOC for FPGA based systems

  2005cited by this paper
• A complete network-on-chip emulation framework

  2005cited by this paper
• ENERGY MODELS FOR NETWORK-ON-CHIP COMPONENTS

  2005cited by this paper
• HERMES: an infrastructure for low area overhead packet-switching networks on chip

  2004cited by this paper
• SoCIN: a parametric and scalable network-on-chip

  2003cited by this paper

• Modélisation et gestion du trafic dans le cadre de réseaux sur puce multi-FPGA

  2017cites this paper
• NoC Dimensioning from Mathematical Models

  2016cites this paper