8-bit AES Implementation in FPGA by Multiplexing 32-bit AES Operation

No abstract is available for this paper.

• Publication year

  2007

• Venue

  International Symposium on Data, Privacy, and E-Commerce

• Publication date

  2007-11-01

• Fields of study

  Computer Science, Engineering

• Identifiers
  DOI 10.1109/ISDPE.2007.1
• External record

  Open on Semantic Scholar

• Source metadata

  Semantic Scholar

• No claims are published for this paper.

• No concepts are published for this paper.

• Reconfigurable memory based AES co-processor

  2006cited by this paper
• Very small FPGA application-specific instruction processor for AES

  2006influential reference
• Compact and efficient encryption/decryption module for FPGA implementation of the AES Rijndael very well suited for small embedded applications

  2004influential reference
• Minimum area cost for a 30 to 70 Gbits/s AES processor

  2004cited by this paper
• High-speed VLSI architectures for the AES algorithm

  2004cited by this paper
• Very Compact FPGA Implementation of the AES Algorithm

  2003cited by this paper
• A Compact Rijndael Hardware Architecture with S-Box Optimization

  2001cited by this paper

• A reconfigurable and compact subpipelined architecture for AES encryption and decryption

  2023cites this paper
• Efficient IEEE 802.15.4 AHB Slave of Security Accelerator in Wireless Senor Networks

  2014cites this paper
• FPGA based fast and high-throughput 2-slow retiming 128-bit AES encryption algorithm

  2014cites this paper
• Soft Error Resistant Design of the AES Cipher Using SRAM-based FPGA

  2011cites this paper
• PROPOSTA E IMPLEMENTAÇÃO DE UMA CAMADA DE INTEGRAÇÃO DE SERVIÇOS DE SEGURANÇA (CISS) EM SOC E MULTIPLATAFORMA

  2009cites this paper
• A Lightweight Mutual Authentication Scheme for Mobile Radio Frequency IDentification (mRFID) Systems

  2008cites this paper
• A RECONFIGURABLE AND SCALABLE EFFICIENT ARCHITECTURE FOR AES

  2008influential citation