VLSI implementation of a focal plane image processor-a realization of the near-sensor image processing concept

No abstract is available for this paper.

• Publication year

  1996

• Venue

  IEEE Transactions on Very Large Scale Integration (vlsi) Systems

• Publication date

  1996-09-01

• Fields of study

  Computer Science, Engineering

• Identifiers
  DOI 10.1109/92.532033
• External record

  Open on Semantic Scholar

• Source metadata

  Semantic Scholar

• No claims are published for this paper.

• No concepts are published for this paper.

• Global feature extraction operations for near-sensor image processing

  1996cited by this paper
• CMOS active pixel image sensor

  1994cited by this paper
• Near-sensor image processing: a new paradigm

  1994cited by this paper
• Analog image detector in thin film on application-specific integrated circuit (ASIC) technology

  1994cited by this paper
• An addressable 256×256 photodiode image sensor array with an 8-bit digital output

  1993cited by this paper
• A programmable artificial retina

  1993cited by this paper
• High Speed Vision System Using Massively Parallel Processing

  1992cited by this paper
• Architectures For Focal Plane Image Processing

  1989cited by this paper
• CMOS Circuit Speed and Buffer Optimization

  1987cited by this paper

• FPGA based Filter Architecture for Image Processing Applications

  2024cites this paper
• Examination of the social physical anxiety levels of adult individuals going to the gym (for Diyarbakir Province)

  2023cites this paper
• Review of visual reconstruction methods of retina-like vision sensors

  2023cites this paper
• Sensor-level computer vision with pixel processor arrays for agile robots

  2022cites this paper
• High-Speed Vision and its Applications Toward High-Speed Intelligent Systems

  2022cites this paper
• HARP: Hierarchical Attention Oriented Region-Based Processing for High-Performance Computation in Vision Sensor

  2021cites this paper
• on System-level Design Methods for Deep Learning on Heterogeneous Architectures (SLOHA 2021)

  2021influential citation
• Enabling energy efficient machine learning on a Ultra-Low-Power vision sensor for IoT

  2021cites this paper
• Low-Power Optical Sensor for Traffic Detection

  2020cites this paper
• Neural Sensors: Learning Pixel Exposures for HDR Imaging and Video Compressive Sensing With Programmable Sensors

  2020cites this paper
• New Views for Stochastic Computing: From Time-Encoding to Deterministic Processing

  2018cites this paper
• Low-Cost Sorting Network Circuits Using Unary Processing

  2018cites this paper
• Simultaneous sensing, readout, and classification on an intensity‐ranking image sensor

  2018cites this paper
• Development of design framework for parallel data processing hardware architectures

  2018cites this paper
• A 1000 frames/s Vision Chip Using Scalable Pixel-Neighborhood-Level Parallel Processing

  2017cites this paper
• System-level design space identification for Many-Core Vision Processors

  2017cites this paper
• Review of some advances and applications in real-time high-speed vision: Our views and experiences

  2016cites this paper
• ANALYSIS OF CMOS IMAGE SENSOR BASED TIME TO THRESOLD PWM ARCHITECTURE USING CURRENT MODE LOGIC

  2016cites this paper
• PERFORMANCE ANALYSIS OF AN EFFICIENT TIME-TO-THRESHOLD PWM ARCHIECTURE USING CMOS TECHNOLOGY

  2015cites this paper
• Simultaneous Vision-Based Shape and Motion Analysis of Cells Fast-Flowing in a Microchannel

  2015cites this paper
• Computational time-resolved imaging

  2015cites this paper
• Trigger-Wave Asynchronous Cellular Logic Array for Fast Binary Image Processing

  2015cites this paper
• LOC-Based High-Throughput Cell Morphology Analysis System

  2015cites this paper
• Pixel interlacing to trade off the resolution of a cellular processor array against more registers

  2015cites this paper
• A high-level analysis of a multi-core vision processor using SystemC and TLM2.0

  2014cites this paper
• High Fill Factor Low-Voltage CMOS Image Sensor Based on Time-to-Threshold PWM VLSI Architecture

  2014cites this paper
• Hybrid MOS-PN photodiode with positive feedback for pulse-modulation imaging.

  2014cites this paper
• A high speed 2D time-to-impact algorithm targeted for smart image sensors

  2014cites this paper
• A high-speed low-power multitask digital vision chip

  2014cites this paper
• CheckerBoard binary CNN core

  2014cites this paper
• Dynamics-Based Stereo Visual Inspection Using Multidimensional Modal Analysis

  2013cites this paper
• 500-fps face tracking system

  2013cites this paper
• Fast FPGA-Based Multiobject Feature Extraction

  2013cites this paper
• Trigger-wave propagation in arbitrary metrics in asynchronous cellular logic arrays

  2013cites this paper
• Time-to-impact sensors in robot vision applications based on the near-sensor image processing concept

  2012cites this paper
• CMOS-3D Smart Imager Architectures for Feature Detection

  2012cites this paper
• A Self-Projected Light-Section Method for Fast Three-Dimensional Shape Inspection

  2012cites this paper
• Trigger-wave collision detecting asynchronous cellular logic array for fast image skeletonization

  2012cites this paper
• In-pixel generation of gaussian pyramid images by block reusing in 3D-CMOS

  2012cites this paper
• A Fast Multi-Object Extraction Algorithm Based on Cell-Based Connected Components Labeling

  2012cites this paper
• High-Frame-Rate Optical Flow System

  2012cites this paper
• Low-complexity, high-speed, and high-dynamic range time-to-impact algorithm

  2012cites this paper
• Visual machinery surveillance for high-speed periodic operations

  2011cites this paper
• Asynchronous cellular logic network as a co‐processor for a general‐purpose massively parallel array

  2011influential citation
• Pulse-Modulation Imaging—Review and Performance Analysis

  2011influential citation
• A processor element for a mixed signal cellular processor array vision chip

  2011cites this paper
• Simultaneous Dynamics-Based Visual Inspection Using Modal Parameter Estimation

  2011cites this paper
• Dynamics-based visual inspection through real-time modal analysis

  2011cites this paper
• An Intelligent High-Frame-Rate Video Logging System for Abnormal Behavior Analysis

  2011cites this paper
• A SIMD Cellular Processor Array Vision Chip With Asynchronous Processing Capabilities

  2011cites this paper
• A QVGA 143 dB Dynamic Range Frame-Free PWM Image Sensor With Lossless Pixel-Level Video Compression and Time-Domain CDS

  2011cites this paper
• SCAMP-3: A Vision Chip with SIMD Current-Mode Analogue Processor Array

  2011cites this paper
• HFR-Video-Based Machinery Surveillance for High-Speed Periodic Operations

  2011cites this paper
• ASPA: Asynchronous-Synchronous Focal Plane Sensor Processor Chip

  2011cites this paper
• A Biomimetic Frame-Free Event-Driven Image Sensor

  2011cites this paper
• An improved processing core for MIPA-processor family

  2010cites this paper
• Intelligent high-frame-rate video recording with imagebased trigger

  2010cites this paper
• A CMOS Vision System On-Chip with Multi-Core, Cellular Sensory-Processing Front-End

  2010cites this paper
• An intelligent high-frame-rate video logging system with real-time image processing at 1000 fps

  2010cites this paper
• 2000 fps real-time vision system with high-frame-rate video recording

  2010cites this paper
• A Reconfigurable Embedded System for 1000 f/s Real-Time Vision

  2010cites this paper
• A CMOS vision system on-chip with multicore sensory processing architecture for image analysis above 1,000F/s

  2010cites this paper
• 1000-fps real-time optical flow detection system

  2010cites this paper
• Real-time feature point tracking at 1000 fps

  2009cites this paper
• High-speed and high-dynamic range difference imaging based on the near-sensor image processing concept

  2009cites this paper
• Development of high-speed and real-time vision platform, H3 vision

  2009cites this paper
• An 8$\times$ 8 Cell Analog Order-Statistic-Filter Array With Asynchronous Grayscale Morphology in 0.13-$\mu{\hbox{m}}$ CMOS

  2009cites this paper
• Real-time image recognition using HLAC features at 1000 fps

  2009cites this paper
• Hardware Implementation of Skeletonization Algorithm for Parallel Asynchronous Image Processing

  2009cites this paper
• ASPA: Focal Plane digital processor array with asynchronous processing capabilities

  2008cites this paper
• A Programmable SIMD Vision Chip for Real-Time Vision Applications

  2008cites this paper
• Self-adapting compressive image sensing scheme

  2008cites this paper
• Template Design for Cellular Nonlinear Networks With 1-Bit Weights

  2008cites this paper
• A CMOS Image Sensor for Multi-Level Focal Plane Image Decomposition

  2008cites this paper
• Dense implementations of binary cellular nonlinear networks : from CMOS to nanotechnology

  2007cites this paper
• The International Workshop on Computer Architecture for Machine Perception and Sensing Development of High-resolution Digital Vision Chip Based on CFPE Architecture

  2007cites this paper
• Global operations in SIMD cellular processor arrays employing functional asynchronism

  2007cites this paper
• A Self-Reconfigurable Implementation of the JPEG Encoder

  2007cites this paper
• Realtime and Robust Motion Tracking by Matched Filter on CMOS+FPGA Vision System

  2007cites this paper
• Higher Order Autocorrelation Vision Chip

  2006cites this paper
• Détection et analyse du mouvement sur système de vision à base de rétine numérique

  2006cites this paper
• Using dithering for implementing geometric moment function estimation in a correlation retina

  2006cites this paper
• A PROCESSING ELEMENT FOR A DIGITAL ASYNCHRONOUS / SYNCHRONOUS VISION CHIP

  2006cites this paper
• Dense CMOS implementation of a binary‐programmable cellular neural network

  2006influential citation
• An asynchronous cellular logic network for trigger-wave image processing on fine-grain massively parallel arrays

  2006cites this paper
• Implementing Planar Motion Tracking Algorithms on CMOS+FPGA Vision System

  2006cites this paper
• Architecture of a VLSI cellular processor array for synchronous/asynchronous image processing

  2006cites this paper
• CMOS+FPGA vision system for visual feedback of mechanical systems

  2006cites this paper
• Design of a higher-order autocorrelation vision chip

  2005cites this paper
• A CMOS Image Processing Sensor for the Detection of Image Features

  2005cites this paper
• Development of higher order autocorrelation vision chip

  2005cites this paper
• Efficiency Analysis for a Mixed-Signal Focal Plane Processing Architecture

  2005cites this paper
• Architecture of asynchronous cellular processor array for image skeletonization

  2005cites this paper
• Realtime FPGA-Based Vision System

  2005cites this paper
• A general-purpose processor-per-pixel analog SIMD vision chip

  2005cites this paper
• Masques binaires pour reconnaissance de forme

  2005cites this paper
• Evaluation des rétines électroniques pour une définition architecturale d'un système monopuce (SoC) dédié à la vision embarquée

  2005cites this paper
• Asynchronisme dans les rétines artificielles

  2005cites this paper
• Design of an efficient VLSI architecture for non-linear spatial warping of wide-angle camera images

  2004cites this paper
• FPGA-based Realtime Vision

  2004cites this paper