Embedded 8-bit AES in wireless Bluetooth application

No abstract is available for this paper.

• Publication year

  2013

• Venue

  International Conference on System Science and Engineering

• Publication date

  2013-07-04

• Fields of study

  Computer Science, Engineering

• Identifiers
  DOI 10.1109/ICSSE.2013.6614638
• External record

  Open on Semantic Scholar

• Source metadata

  Semantic Scholar

• No claims are published for this paper.

• No concepts are published for this paper.

• Block RAM Based Design of 8-bit AES Operation Modes

  2012cited by this paper
• The five modes AES applications in sounds and images

  2010cited by this paper
• 692-nW Advanced Encryption Standard (AES) on a 0.13-$\mu$m CMOS

  2010cited by this paper
• The AES application in image using different operation modes

  2010cited by this paper
• 8-bit AES FPGA Implementation using Block RAM

  2007cited by this paper
• Very small FPGA application-specific instruction processor for AES

  2006cited by this paper
• Design and Implementation of Low-Area and Low-Power AES Encryption Hardware Core

  2006cited by this paper
• Reconfigurable memory based AES co-processor

  2006cited by this paper
• AES implementation on a grain of sand

  2005cited by this paper
• High-speed VLSI architectures for the AES algorithm

  2004cited by this paper
• Compact and efficient encryption/decryption module for FPGA implementation of the AES Rijndael very well suited for small embedded applications

  2004cited by this paper
• Minimum area cost for a 30 to 70 Gbits/s AES processor

  2004cited by this paper
• Very Compact FPGA Implementation of the AES Algorithm

  2003cited by this paper
• A Compact Rijndael Hardware Architecture with S-Box Optimization

  2001cited by this paper

• A new ASIC implementation of an advanced encryption standard (AES) crypto-hardware accelerator

  2021cites this paper
• Wireless Body Area Network for Healthcare Applications

  2020cites this paper
• Fast Hardware Implementation of AES-128 Algorithm in Streaming Output Feedback Mode for Real Time Ciphering

  2017influential citation
• MODIFIED ADVANCED ENCRYPTION STANDARD WITH ADDITIONAL ROW TRANSFORMATION

  2016cites this paper
• FPGA implementation of an optimized 8-bit AES architecture: A masked S-Box and pipelined approach

  2015cites this paper
• FPGA implementation of an 8-bit AES architecture: A rolled and masked S-Box approach

  2015cites this paper