A 12-GS/s 81-mW 5-bit Time-Interleaved Flash ADC With Background Timing Skew Calibration

No abstract is available for this paper.

• Publication year

  2010

• Venue

  IEEE Journal of Solid-State Circuits

• Publication date

  2010-06-16

• Fields of study

  Computer Science, Engineering

• Identifiers
  DOI 10.1109/VLSIC.2010.5560315
• External record

  Open on Semantic Scholar

• Source metadata

  Semantic Scholar

• No claims are published for this paper.

• No concepts are published for this paper.

• BACKGROUND CALIBRATION OF TIMING SKEW IN TIME-INTERLEAVED A/D CONVERTERS

  2011cited by this paper
• A CMOS 6-Bit 16-GS/s time-interleaved ADC with digital background calibration

  2010cited by this paper
• General analysis on the impact of phase-skew in time-interleaved ADCs

  2009cited by this paper
• An 8$\,\times\,$ 5 Gb/s Parallel Receiver With Collaborative Timing Recovery

  2009cited by this paper
• A 10.3GS/s 6bit (5.1 ENOB at Nyquist) time-interleaved/pipelined ADC using open-loop amplifiers and digital calibration in 90nm CMOS

  2008cited by this paper
• An 8×3.2Gb/s Parallel Receiver with Collaborative Timing Recovery

  2008cited by this paper
• Advantages of Shift Registers Over DLLs for Flexible Low Jitter Multiphase Clock Generation

  2008cited by this paper
• A 1.35 GS/s, 10 b, 175 mW Time-Interleaved AD Converter in 0.13 µm CMOS

  2008cited by this paper
• Thermometer-to-binary decoders for flash analog-to-digital converters

  2007cited by this paper
• A 12.5Gb/s SerDes in 65nm CMOS Using a Baud-Rate ADC with Digital Receiver Equalization and Clock Recovery

  2007cited by this paper
• A Kick-Back Reduced Comparator for a 4-6-Bit 3-GS/s Flash ADC in a 90nm CMOS Process

  2007cited by this paper
• A 1-GS/s 11-bit ADC With 55-dB SNDR, 250-mW Power Realized by a High Bandwidth Scalable Time-Interleaved Architecture

  2006cited by this paper
• A 22-gb/s PAM-4 receiver in 90-nm CMOS SOI technology

  2006cited by this paper
• Offset compensation in comparators with minimum input-referred supply noise

  2004cited by this paper
• A 20 GS/s 8 b ADC with a 1 MB memory in 0.18 /spl mu/m CMOS

  2003cited by this paper
• A 10b 120MSample/s time-interleaved analog-to-digital converter with digital background calibration

  2002cited by this paper
• A 1.5-V, 10-bit, 14.3-MS/s CMOS pipeline analog-to-digital converter

  1999cited by this paper
• Nonlinearity of a data-acquisition system with interleaving/multiplexing

  1997cited by this paper
• Splitting the Unit Delay - Tools for fractional delay filter design

  1996cited by this paper
• Matching properties of MOS transistors

  1988cited by this paper
• A 1-GHz 6-bit ADC system

  1987cited by this paper
• Dynamic testing and diagnostics of A/D converters

  1986cited by this paper
• Time interleaved converter arrays

  1980cited by this paper
• The behaviour of flip-flops used as synchronizers and prediction of their failure rate

  1980cited by this paper
• A Suggestion for a Fast Multiplier

  1964cited by this paper
• The axis-crossing intervals of random functions-II

  1956cited by this paper

• An Adaptable Spectral-Aware Background Calibration for Polynomial-Represented Nonlinearities and Mismatches in TIADCs

  2026cites this paper
• A 12.8-GS/s Time-Interleaved Sub-Sampling ADC Front End With 38-GHz Input Bandwidth and >39-dB SNDR for 1–32 GHz in 22-nm FDSOI

  2025cites this paper
• A Calibration-Free 12-Bit 1.5-GS/s Pipelined ADC With Merged Sub-ADC Quantization Technique

  2025cites this paper
• Background Calibration of Time-Interleaved ADCs with Polyphase Filters

  2023cites this paper
• A Foreground Mismatch and Memory Harmonic Distortion Calibration Algorithm for TIADC

  2023cites this paper
• Error-Backpropagation-Based Background Calibration of TI-ADC for Adaptively Equalized Digital Communication Receivers

  2022cites this paper
• Background Timing Mismatch Calibration Techniques in High-Speed Time-Interleaved ADCs: A Tutorial Review

  2022cites this paper
• An Introduction to High Sample Rate Nyquist Analog-to-Digital Converters

  2022cites this paper
• A 0.9-Nyquist-Band Digital Timing Mismatch Correction for Time-Interleaved ADCs Achieving Delay Tuning Range of 0.12-Sample-Period

  2022cites this paper
• A High-Speed ADC for a Multi-Band 5G V2X Wireless Receiver

  2022cites this paper
• Synthetic neuromorphic computing in living cells

  2021cites this paper
• A Background Correlation-Based Timing Skew Estimation Method for Time-Interleaved ADCs

  2021cites this paper
• A synchronous driving approach based on adaptive delay phase-locked loop for stitching CMOS image sensor

  2020influential citation
• A 4-Bit 1GS/s Folding Flash ADC using 45-nm CMOS Technology

  2020cites this paper
• A Spectral-Correlation-Based Blind Calibration Method for Time-Interleaved ADCs

  2020cites this paper
• A Programmable Radio Architecture for 5G Vehicle to Everything Communication

  2020cites this paper
• A Correlation-based Timing Skew Calibration Strategy Using a Time-Interleaved Reference ADC

  2020cites this paper
• A Novel CDR-Based Low-Cost Time-Interleaved-ADC Timing Calibration

  2020cites this paper
• Low computing resource consumption fully digital foreground calibration technique for time-interleaved analog-to-digital converter

  2020cites this paper
• A 40-nm CMOS 7-b 32-GS/s SAR ADC With Background Channel Mismatch Calibration

  2020cites this paper
• An Efficient Spur-Aliasing-Free Spectral Calibration Technique in Time-Interleaved ADCs

  2020cites this paper
• Analysis and Design of a Large Dither Injection Circuit for Improving Linearity in Pipelined ADCs

  2019cites this paper
• Joint Compensation of Jitter Noise and Time-Shift Errors in Multichannel Sampling System

  2019cites this paper
• A Statistics-Based Background Timing Skew Calibration Algorithm for Time-Interleaved ADCs

  2019cites this paper
• Digital background calibration algorithm and its FPGA implementation for timing mismatch correction of time-interleaved ADC

  2019cites this paper
• Accuracy-Enhanced Variance-Based Time-Skew Calibration Using SAR as Window Detector

  2019cites this paper
• A 12-b 1-GS/s 31.5-mW Time-Interleaved SAR ADC With Analog HPF-Assisted Skew Calibration and Randomly Sampling Reference ADC

  2019cites this paper
• A Single-Channel 18.5 GS/s 5-bit Flash ADC using a Body-Biased Comparator Architecture in 22nm FD-SOI

  2019cites this paper
• A 5 GS / s 8-bit ADC with Self-Calibration in 0 . 18 μ m SiGe BiCMOS Technology

  2019cites this paper
• A Generic Foreground Calibration Algorithm For ADCs With Nonlinear Impairments

  2019cites this paper
• Digital Equalization With ADC-Based Receivers: Two Important Roles Played by Digital Signal Processingin Designing Analog-to-Digital-Converter-Based Wireline Communication Receivers

  2019cites this paper
• A 14-Bit 500-MS/s Time-Interleaved ADC With Autocorrelation-Based Time Skew Calibration

  2019influential citation
• A Highly Linear Multi-Level SC DAC in a Power-Efficient Gm-C Continuous-Time Delta-Sigma Modulator

  2019cites this paper
• A 10b 1.6GS/s 12.2mW 7/8-way Split Time-interleaved SAR ADC with Digital Background Mismatch Calibration

  2019cites this paper
• A Background Timing Skew Calibration Technique in Time-Interleaved ADCs

  2019cites this paper
• A Novel Calibration Algorithm for Timing Mismatch in Time-Interleaved ADCs

  2019cites this paper
• A Time-Interleaved 12-b 270-MS/s SAR ADC With Virtual-Timing-Reference Timing-Skew Calibration Scheme

  2018cites this paper
• A Generic Foreground Calibration Algorithm For ADCs with Nonlinear Impairments

  2018cites this paper
• Predictive Successive Approximation ADC

  2018cites this paper
• A 7b 2 GS/s Time-Interleaved SAR ADC with Time Skew Calibration Based on Current Integrating Sampler

  2018cites this paper
• A 25-GS/s 4-bit Single-core Flash ADC in 28 nm FDSOI CMOS

  2018cites this paper
• A High Speed Flash Analog to Digital Converter

  2018cites this paper
• Design and Background Calibration of Time-Interleaved High-Speed SAR ADCs

  2018cites this paper
• A 10-b 600-MS/s 2-way time-interleaved SAR ADC with mean absolute deviation based background timing-skew calibration

  2018cites this paper
• A Configurable Time-Interleaved ADC Structure with Digital Blind Calibration for Time-Variant Signal

  2018cites this paper
• Design of a Low-Voltage Analog-to-Digital Converter Using Voltage-Controlled Stochastic Switching of Low Barrier Nanomagnets

  2018cites this paper
• Estimation of input variable as initial condition of a chaos based analogue to digital converter

  2018cites this paper
• All-Digital Blind Background Calibration Technique for Any Channel Time-Interleaved ADC

  2018cites this paper
• Generalization of Referenceless Timing Mismatch Calibration Methods for Time-Interleaved ADCs

  2018cites this paper
• Calibration and Dynamic Matching in Data Converters: Part 2: Time-Interleaved Analog-to-Digital Converters and Background-Calibration Challenges

  2018cites this paper
• ADC for High Data Rate Communication Systems

  2017influential citation
• A 33fJ/Step SAR Capacitance-to-Digital Converter Using a Chain of Inverter-Based Amplifiers

  2017cites this paper
• A 12-b 10-GS/s Interleaved Pipeline ADC in 28-nm CMOS Technology

  2017cites this paper
• PitchIn: Eavesdropping via Intelligible Speech Reconstruction Using Non-acoustic Sensor Fusion

  2017cites this paper
• A 23-mW 24-GS/s 6-bit Voltage-Time Hybrid Time-Interleaved ADC in 28-nm CMOS

  2017cites this paper
• Design and Experimental Evaluation of a Time-Interleaved ADC Calibration Algorithm for Application in High-Speed Communication Systems

  2017cites this paper
• A 2-GS/s 8-bit Time-Interleaved SAR ADC for Millimeter-Wave Pulsed Radar Baseband SoC

  2017cites this paper
• A 200MSPS time-interleaved 12-bit ADC system with digital calibration

  2017cites this paper
• A 10-bit 500-MS/s Partial-Interleaving Pipelined SAR ADC With Offset and Reference Mismatch Calibrations

  2017cites this paper
• Technique for generating timing skew resistant time-interleaved signals

  2017cites this paper
• Sampling time calibration method for multi-channel interleaved ADCs

  2017cites this paper
• Digital Blind Background Calibration of Imperfections in Time-Interleaved ADCs

  2017influential citation
• A Time-Interleaved Statistically-Driven Two-Step Flash ADC for High-Speed Wireline Applications

  2017cites this paper
• Fully Digital Feedforward Background Calibration of Clock Skews for Sub-Sampling TIADCs Using the Polyphase Decomposition

  2017cites this paper
• Integrated circuit design techniques for high-speed low-power analog-to-digital converters and on-chip calibration of sensor interface circuits

  2017cites this paper
• Voltage domain correction technique for timing skew errors in time interleaved ADCs

  2017cites this paper
• Hardware feasible offset and gain error correction for time-interleaved ADC

  2017cites this paper
• 5-bit 5-GS/s Noninterleaved Time-Based ADC in 65-nm CMOS for Radio-Astronomy Applications

  2016cites this paper
• Study of an Electro-Optic leaky waveguide deflector for application in All-Optical Analog-to-Digital Converters

  2016cites this paper
• A 24-mW 65-nm CMOS TI-Flash ADC for multi-standard serial-link receivers

  2016cites this paper
• A 10-b 800MS/s time-interleaved SAR ADC with fast timing-skew calibration

  2016cites this paper
• ADC-Based Backplane Receivers: Motivations, Issues and Future

  2016cites this paper
• Equalization Architectures for High Speed ADC-Based Serial I/O Receivers

  2016cites this paper
• Analog Assisted Multichannel Digital Postcorrection for Time-Interleaved ADCs

  2016influential citation
• A digital-circuit-based evolutionary-computation algorithm for time-interleaved ADC background calibration

  2016cites this paper
• Signal processing and analog/RF circuit design: cross-discipline interactions and technical challenges

  2016cites this paper
• A 10-GS/s 6-Bit Track-and-Hold Amplifier for Time-Interleaved SAR ADCs in 65-nm CMOS

  2016cites this paper
• A Sign-Equality-Based Background Timing-Mismatch Calibration Algorithm for Time-Interleaved ADCs

  2016cites this paper
• A novel autocorrelation-based timing mismatch C alibration strategy in Time-Interleaved ADCs

  2016influential citation
• Design Techniques for 50 GS / s ADC

  2016cites this paper
• On features of discrete signal reconstruction registered at the 8 parallel 5-bit ADC system output

  2016cites this paper
• A 6-bit 2.5-GS/s Time-Interleaved Analog-to-Digital Converter Using Resistor-Array Sharing Digital-to-Analog Converter

  2015cites this paper
• Design of a 10Gsps TI-flash ADC with modified clocking scheme

  2015cites this paper
• Hardware implementation of all digital calibration for undersampling TIADCs

  2015cites this paper
• An 8 bit 0.3–0.8 V 0.2–40 MS/s 2-bit/Step SAR ADC With Successively Activated Threshold Configuring Comparators in 40 nm CMOS

  2015cites this paper
• Signal Reconstruction Algorithms for Time-Interleaved ADCs

  2015cites this paper
• Design Techniques for Ultra-High-Speed Time-Interleaved Analog-to-Digital Converters

  2015cites this paper
• Comprehensive Background Calibration of Time-Interleaved Analog-to-Digital Converters

  2015cites this paper
• 26.4 A 21fJ/conv-step 9 ENOB 1.6GS/S 2× time-interleaved FATI SAR ADC with background offset and timing-skew calibration in 45nm CMOS

  2015cites this paper
• 14.4-GS/s, 5-bit, 50mW time-interleaved ADC with distributed track-and-hold and sampling instant synchronization for ADC-based SerDes

  2015influential citation
• An 8-bit 4fs-step digitally controlled delay element with two cascaded delay units

  2015cites this paper
• Study of an electro-optic polymers leaky waveguide deflector and its microwave access across a GCPW to CMS transition for realizing a 40 GSPS AOADC

  2015cites this paper
• A 7.5 GS/s flash ADC and a 10.24 GS/s time-interleaved ADC for backplane receivers in 65 nm CMOS

  2015cites this paper
• A 14-b 500 MSPS Time-Interleaved Analog-to-Digital Converter with Digital Background Calibration

  2015cites this paper
• A Study on Clock Skew Calibration for Time-interleaved A/D Converters and Time-Resolved CMOS Image Sensors

  2015influential citation
• 4×, 3-level, blind ADC-based receiver

  2015cites this paper
• Circuits for Blind ADC-based CDRs and Frequency Detectors

  2015cites this paper
• Energy-Efficient Capacitance-to-Digital Converters for Low-Energy Sensor Nodes

  2015cites this paper
• Compensation numérique pour convertisseur large bande hautement parallélisé.

  2015cites this paper
• 22.2 A 69.5mW 20GS/s 6b time-interleaved ADC with embedded time-to-digital calibration in 32nm CMOS SOI

  2014cites this paper