Lava: hardware design in Haskell

No abstract is available for this paper.

• Publication year

  1998

• Venue

  ACM SIGPLAN International Conference on Functional Programming

• Publication date

  1998-09-29

• Fields of study

  Computer Science, Engineering

• Identifiers
  DOI 10.1145/289423.289440
• External record

  Open on Semantic Scholar

• Source metadata

  Semantic Scholar

• No claims are published for this paper.

• No concepts are published for this paper.

• How to Prove Properties of Recursively Deened Circuits Using St Almarck's Method

  1998cited by this paper
• Mechanically Verifying the Correctness of the Fast Fourier Transform in ACL2

  1998cited by this paper
• Inverting the Abstraction Mapping: A Methodology for Hardware Verification

  1996cited by this paper
• Monads for functional programming

  1995cited by this paper
• From Transistors to Computer Architecture: Teaching Functional Circuit Specification in Hydra

  1995cited by this paper
• HML: an innovative hardware description language and its translation to VHDL

  1995cited by this paper
• Transformational Rewriting with Ruby

  1993cited by this paper
• Dependent types and formal synthesis

  1992cited by this paper
• The study of butterflies

  1991cited by this paper
• A fast flutter by the Fourier transform

  1991cited by this paper
• Designing Regular Array Architectures using Higher Order Functions

  1985cited by this paper
• Digital Signal Processing

  year unknowncited by this paper

• High-Level Synthesis using SDF-AP, Template Haskell, QuasiQuotes, and GADTs to Generate Circuits from Hierarchical Input Specification

  2025cites this paper
• A Reactive System-Specific Compilation Chain from Synchronous Dataflow Models to FPGA Netlist

  2024cites this paper
• PyHDL-Eval: An LLM Evaluation Framework for Hardware Design Using Python-Embedded DSLs

  2024cites this paper
• A Quantitative Type Approach to Formal Component-Based System Design

  2024cites this paper
• Modular Hardware Design of Pipelined Circuits with Hazards

  2024cites this paper
• Bifröst: Creating Hardware With Building Blocks

  2023cites this paper
• Polymorphic Types with Polynomial Sizes

  2023cites this paper
• Symbolic Elaboration: Checking Generator Properties in Dynamic Hardware Description Languages

  2023cites this paper
• From the Standards to Silicon: Formally Proved Memory Controllers

  2023influential citation
• Flexible Instruction-Set Semantics via Abstract Monads (Experience Report)

  2023cites this paper
• Studying the challenges of developing hardware description language programs

  2023cites this paper
• Loop Rerolling for Hardware Decompilation

  2023influential citation
• Modular Hardware Design with Timeline Types

  2023influential citation
• A formal framework to design and prove trustworthy memory controllers

  2023cites this paper
• PEak: A Single Source of Truth for Hardware Design and Verification

  2023cites this paper
• Design of Reversible Computing Systems; Large Logic, Languages, and Circuits

  2023cites this paper
• An In-Depth Analysis of Pythonic Paradigms for Rapid Hardware Prototyping and Instrumentation

  2023cites this paper
• Survey of the Formal Verification of Operating Systems in Power Monitoring System

  2023influential citation
• ShakeFlow: Functional Hardware Description with Latency-Insensitive Interface Combinators

  2023cites this paper
• Memory-Aware Functional IR for Higher-Level Synthesis of Accelerators

  2022cites this paper
• Verified Technology Mapping in an Agda DSL for Circuit Design: Circuit refinement through gate and data concretisation

  2022cites this paper
• A Coq Framework for More Trustworthy DRAM Controllers

  2022cites this paper
• Implicit state machines

  2022cites this paper
• PyLSE: a pulse-transfer level language for superconductor electronics

  2022cites this paper
• Reconciling Verified-Circuit Development and Verilog Development

  2022cites this paper
• Programming Abstractions and Efficient Compilation Techniques for Modern FPGAs

  2022cites this paper
• Towards Higher-Level Synthesis and Co-design with Python

  2021cites this paper
• Reticle: a virtual machine for programming modern FPGAs

  2021influential citation
• A Highly Configurable High-Level Synthesis Functional Pattern Library

  2021cites this paper
• Lutsig: a verified Verilog compiler for verified circuit development

  2021cites this paper
• Metaprogramming with combinators

  2021cites this paper
• Wire sorts: a language abstraction for safe hardware composition

  2021cites this paper
• PyH2: Using PyMTL3 to Create Productive and Open-Source Hardware Testing Methodologies

  2021cites this paper
• Practical normalization by evaluation for EDSLs

  2021cites this paper
• A Mechanized Semantic Metalanguage for High Level Synthesis

  2021cites this paper
• HoCL: High level specification of dataflow graphs

  2020cites this paper
• Reactive sorting networks

  2020cites this paper
• A functional approach to heterogeneous computing in embedded systems

  2020cites this paper
• Recent Advances On Ontology Similarity Metrics: A Survey

  2020cites this paper
• Towards Automatic Hardware Synthesis from Formal Specification to Implementation

  2020cites this paper
• Type-directed scheduling of streaming accelerators

  2020cites this paper
• Agile Hardware Development and Instrumentation With PyRTL

  2020cites this paper
• Towards secure IoT programming in Haskell

  2020cites this paper
• LiteX: an open-source SoC builder and library based on Migen Python DSL

  2020cites this paper
• Synthesizing Efficient Hardware from High-Level Functional Hardware Description Languages

  2019cites this paper
• Gemini: A Functional Programming Language for Hardware Description

  2019cites this paper
• Hardware/Software Co-Design of Heterogeneous Manycore Architectures

  2019cites this paper
• Model-based new method for system-level synthesis of heterogeneous multiprocessor systems

  2019cites this paper
• A vision of miking: interactive programmatic modeling, sound language composition, and self-learning compilation

  2019cites this paper
• Further sub-cycle and multi-cycle schedulling support for Bluespec Verilog

  2019cites this paper
• Compiling Irregular Software to Specialized Hardware

  2019cites this paper
• PyRTLMatrix: An Object-Oriented Hardware Design Pattern for Prototyping ML Accelerators

  2019cites this paper
• 3rd Summit on Advances in Programming Languages, SNAPL 2019, Providence, RI, USA, May 16-17, 2019

  2019cites this paper
• High-level synthesis of functional patterns with Lift

  2019cites this paper
• PyRTL in Early Undergraduate Research

  2019cites this paper
• The Mechanized Marriage of Effects and Monads with Applications to High-assurance Hardware

  2019cites this paper
• Research Note: An Open Source Bluespec Compiler

  2019influential citation
• Mamba: Closing the Performance Gap in Productive Hardware Development Frameworks

  2018cites this paper
• High-Level Asynchronous Concepts at the Interface Between Analog and Digital Worlds

  2018cites this paper
• Suggesting Valid Hole Fits for Typed-Holes in Haskell

  2018cites this paper
• THESIS FOR THE DEGREE

  2018cites this paper
• An Open-Source Python-Based Hardware Generation, Simulation, and Verification Framework

  2018cites this paper
• D'Artagnan: An Embedded DSL Framework for Distributed Embedded Systems

  2018cites this paper
• Synthesizable Higher-Order Functions for C++

  2018cites this paper
• Designing Domain-Specific Heterogeneous Architectures from Dataflow Programs

  2018cites this paper
• Verified Timing Transformations in Synchronous Circuits with \lambda \pi -Ware

  2018cites this paper
• Compositional circuit design with asynchronous concepts

  2018cites this paper
• A Functional Approach to Hardware Software Co-Design

  2018cites this paper
• Creating Domain-Specific Languages by Composing Syntactical Constructs

  2018influential citation
• OpenSMART: Single-cycle multi-hop NoC generator in BSV and Chisel

  2017cites this paper
• Higher-Order Constrained Horn Clauses and Refinement Types

  2017cites this paper
• If Functional Programming Is SoGreat, Why Isn't Everyone Using It?

  2017cites this paper
• High-level Synthesis based on Parallel Design Patterns using a Functional Language

  2017cites this paper
• ForSyDe: System Design Using a Functional Language and Models of Computation

  2017cites this paper
• An Embedded DSL Framework for Distributed Embedded Systems: Doctoral Symposium

  2017cites this paper
• Higher-order constrained horn clauses for verification

  2017cites this paper
• A Principled Approach to Secure Multi-core Processor Design with ReWire

  2017cites this paper
• Compiling to categories

  2017cites this paper
• Generic functional parallel algorithms: scan and FFT

  2017cites this paper
• Hardware software co-design in Haskell

  2017cites this paper
• ManyDSL - One host for all language needs

  2017cites this paper
• A structural and nominal syntax for diagrams

  2017cites this paper
• Gradually typed symbolic expressions

  2017cites this paper
• Router 0 Router 1 Router 2 Router 3 Router 0 Router 1 Router 2 Router 3 Cycle 1 : Smart Setup Request Cycle 2 : Multi-hop Link Traversal

  2017cites this paper
• From functional programs to pipelined dataflow circuits

  2017cites this paper
• Kami: a platform for high-level parametric hardware specification and its modular verification

  2017cites this paper
• HTCC: Haskell to Handel-C Hardware Compiler

  2016cites this paper
• Methods and Algorithms for a High-Level Synthesis of the Very-Large-Scale Integration

  2016influential citation
• Π-Ware : Hardware Description and Verification in Agda

  2016cites this paper
• Hardware Synthesis in ForSyDe

  2016cites this paper
• A language for hierarchical data parallel design-space exploration on GPUs

  2016cites this paper
• ManyDSL: A Host for Many Languages

  2016cites this paper
• Survey of domain-specific languages for FPGA computing

  2016cites this paper
• HLogo: A parallel Haskell variant of NetLogo

  2016cites this paper
• High-Level Synthesis for Application-Specific Integrated Circuit Implementation using LegUp

  2016cites this paper
• SoC, NoC and Hierarchical Bus Implementations of Applications on FPGAs Using the FCUDA Flow

  2016cites this paper
• A synchronous functional language with integer clocks

  2016cites this paper
• Building Code with Dynamic Staging

  2016cites this paper
• Vom Nutzen funktionaler Datenstrukturen zum Entwurf ausführbarer Netzlistenbeschreibungen

  2016influential citation
• HLogo: A Haskell STM-Based Parallel Variant of NetLogo

  2016cites this paper