Efficient, snoopless, System-on-Chip coherence

No abstract is available for this paper.

• Publication year

  2012

• Venue

  2012 IEEE International SOC Conference

• Publication date

  2012-12-31

• Fields of study

  Computer Science, Engineering

• Identifiers
  DOI 10.1109/SOCC.2012.6398353
• External record

  Open on Semantic Scholar

• Source metadata

  Semantic Scholar

• No claims are published for this paper.

• No concepts are published for this paper.

• A Primer on Memory Consistency and Cache Coherence

  2012cited by this paper
• POPS: Coherence Protocol Optimization for Both Private and Shared Data

  2011cited by this paper
• Atomic Coherence: Leveraging nanophotonics to build race-free cache coherence protocols

  2011cited by this paper
• Increasing the effectiveness of directory caches by deactivating coherence for private memory blocks

  2011cited by this paper
• DeNovo: Rethinking the Memory Hierarchy for Disciplined Parallelism

  2011influential reference
• SWEL: Hardware cache coherence protocols to map shared data onto shared caches

  2010cited by this paper
• Subspace snooping: Filtering snoops with operating system support

  2010cited by this paper
• Processor: A 64-Core SoC with Mesh Interconnect

  2010cited by this paper
• SPACE: Sharing pattern-based directory coherence for multicore scalability

  2010cited by this paper
• SARC Coherence: Scaling Directory Cache Coherence in Performance and Power

  2010cited by this paper
• Compiler-assisted data distribution for chip multiprocessors

  2010cited by this paper
• Reactive NUCA: near-optimal block placement and replication in distributed caches

  2009cited by this paper
• The PARSEC benchmark suite: Characterization and architectural implications

  2008cited by this paper
• Et al

  2008cited by this paper
• TILE64 - Processor: A 64-Core SoC with Mesh Interconnect

  2008cited by this paper
• Multifacet's general execution-driven multiprocessor simulator (GEMS) toolset

  2005cited by this paper
• So many states, so little time: verifying memory coherence in the Cray X1

  2003cited by this paper
• Variability in architectural simulations of multi-threaded workloads

  2003cited by this paper
• Simics: A Full System Simulation Platform

  2002cited by this paper
• A new scalable directory architecture for large-scale multiprocessors

  2001cited by this paper
• JETTY: filtering snoops for reduced energy consumption in SMP servers

  2001cited by this paper
• Dynamic self-invalidation: reducing coherence overhead in shared-memory multiprocessors

  1995influential reference
• The SPLASH-2 programs: characterization and methodological considerations

  1995cited by this paper
• SLID - A Cost-Effektive and Scalable Limited-Directory Scheme for Cache Coherence

  1993cited by this paper
• LimitLESS directories: A scalable cache coherence scheme

  1991cited by this paper
• An empirical evaluation of two memory-efficient directory methods

  1990cited by this paper

• Leveraging Cache Coherence to Detect and Repair False Sharing On-the-fly

  2024cites this paper
• OuterSPACE: An Outer Product Based Sparse Matrix Multiplication Accelerator

  2018cites this paper
• Mitigating cache associativity and coherence scalability constraints for many-core chip multiprocessors

  2017cites this paper
• Gestion hétérogène des données dans les hiérarchies mémoires pour l'optimisation énergétique des architectures multi-coeurs. (Read Only Data Specific Management for an Energy Efficient Memory System)

  2016cites this paper
• Software Distributed Shared Memory Using the VIPS Coherence Protocol

  2015influential citation
• An Efficient, Self-Contained, On-chip Directory: DIR1-SISD

  2015cites this paper
• The Effects of Granularity and Adaptivity on Private/Shared Classification for Coherence

  2015cites this paper
• Correctly Synchronised POSIX-threads Benchmark Applications

  2015cites this paper
• A multi banked — Multi ported — Non blocking shared L2 cache for MPSoC platforms

  2014cites this paper
• Energy and performance exploration of accelerator coherency port using Xilinx ZYNQ

  2013cites this paper