The Effects of Granularity and Adaptivity on Private/Shared Classification for Coherence

No abstract is available for this paper.

• Publication year

  2015

• Venue

  ACM Transactions on Architecture and Code Optimization (TACO)

• Publication date

  2015-08-31

• Fields of study

  Computer Science

• Identifiers
  DOI 10.1145/2790301
• External record

  Open on Semantic Scholar

• Source metadata

  Semantic Scholar

• No claims are published for this paper.

• No concepts are published for this paper.

• A new perspective for efficient virtual-cache coherence

  2013cited by this paper
• Protozoa: adaptive granularity cache coherence

  2013cited by this paper
• Building expressive, area-efficient coherence directories

  2013cited by this paper
• Multi-grain coherence directories

  2013influential reference
• Spatiotemporal Coherence Tracking

  2012cited by this paper
• A Primer on Memory Consistency and Cache Coherence

  2012cited by this paper
• Practically Private: Enabling high performance CMPs through compiler-assisted data classification

  2012cited by this paper
• Complexity-effective multicore coherence

  2012influential reference
• Efficient, snoopless, System-on-Chip coherence

  2012cited by this paper
• Increasing the effectiveness of directory caches by deactivating coherence for private memory blocks

  2011cited by this paper
• Cuckoo directory: A scalable directory for many-core systems

  2011cited by this paper
• POPS: Coherence Protocol Optimization for Both Private and Shared Data

  2011influential reference
• DeNovo: Rethinking the Memory Hierarchy for Disciplined Parallelism

  2011influential reference
• Subspace snooping: Filtering snoops with operating system support

  2010cited by this paper
• Compiler-assisted data distribution for chip multiprocessors

  2010cited by this paper
• SWEL: Hardware cache coherence protocols to map shared data onto shared caches

  2010influential reference
• GARNET: A detailed on-chip network model inside a full-system simulator

  2009cited by this paper
• Reactive NUCA: near-optimal block placement and replication in distributed caches

  2009cited by this paper
• An OS-based alternative to full hardware coherence on tiled CMPs

  2008cited by this paper
• The PARSEC benchmark suite: Characterization and architectural implications

  2008cited by this paper
• Pin: building customized program analysis tools with dynamic instrumentation

  2005cited by this paper
• Multifacet's general execution-driven multiprocessor simulator (GEMS) toolset

  2005cited by this paper
• Memory coherence activity prediction in commercial workloads

  2004cited by this paper
• Simics: A Full System Simulation Platform

  2002cited by this paper
• Dead-block prediction & dead-block correlating prefetchers

  2001cited by this paper
• Improving CC-NUMA performance using Instruction-based Prediction

  1999cited by this paper
• Dynamic self-invalidation: reducing coherence overhead in shared-memory multiprocessors

  1995cited by this paper
• The SPLASH-2 programs: characterization and methodological considerations

  1995influential reference
• Adaptive Cache Coherency For Detecting Migratory Shared Data

  1993cited by this paper
• An Adaptive Cache Coherence Protocol Optimized For Migratory Sharing

  1993cited by this paper
• A model for estimating trace-sample miss ratios

  1991cited by this paper
• Weak ordering-a new definition

  1990cited by this paper
• Evaluating Associativity in CPU Caches

  1989cited by this paper

• Fine-grain data classification to filter token coherence traffic

  2022cites this paper
• A Case for Fine-grain Coherence Specialization in Heterogeneous Systems

  2021cites this paper
• TLB-based Block-Grain Classification of Private Data

  2020cites this paper
• Classifying Data Blocks at Subpage Granularity With an On-Chip Page Table to Improve Coherence in Tiled CMPs

  2018cites this paper
• A Split Cache Hierarchy for Enabling Data-Oriented Optimizations

  2017cites this paper
• A dedicated private‐shared cache design for scalable multiprocessors

  2017cites this paper
• Scope-Aware Classification : Taking the Hierarchical Private/Shared Data Classification to the Next Level

  2017cites this paper
• Analysis of multi-core cache coherence protocols from energy and performance perspective

  2017cites this paper
• Design of Efficient TLB-based Data Classification Mechanisms in Chip Multiprocessors

  2017cites this paper
• Mitigating cache associativity and coherence scalability constraints for many-core chip multiprocessors

  2017cites this paper
• A Hybrid Static-Dynamic Classification for Dual-Consistency Cache Coherence

  2016cites this paper
• Gestion hétérogène des données dans les hiérarchies mémoires pour l'optimisation énergétique des architectures multi-coeurs. (Read Only Data Specific Management for an Energy Efficient Memory System)

  2016influential citation
• Cache coherence: A walkthrough of mechanisms and challenges

  2016cites this paper
• Hiding and Reducing Memory Latency : Energy-Efficient Pipeline and Memory System Techniques

  2016cites this paper
• An Efficient, Self-Contained, On-chip Directory: DIR1-SISD

  2015cites this paper