Efficient synthetic traffic models for large, complex SoCs

No abstract is available for this paper.

• Publication year

  2016

• Venue

  International Symposium on High-Performance Computer Architecture

• Publication date

  2016-03-12

• Fields of study

  Computer Science, Engineering

• Identifiers
  DOI 10.1109/HPCA.2016.7446073
• External record

  Open on Semantic Scholar

• Source metadata

  Semantic Scholar

• No claims are published for this paper.

• No concepts are published for this paper.

• Ramulator: A Fast and Extensible DRAM Simulator

  2016cited by this paper
• Freescale Semiconductor

  2015cited by this paper
• Achieving Exascale Capabilities through Heterogeneous Computing

  2015cited by this paper
• GRAPHICS PROCESSING REQUIREMENTS FOR ENABLING IMMERSIVE VR

  2015cited by this paper
• Energy efficient graphics and multimedia in 28NM Carrizo APU

  2015cited by this paper
• gem5-gpu: A Heterogeneous CPU-GPU Simulator

  2015cited by this paper
• STM: Cloning the spatial and temporal memory access behavior

  2014influential reference
• On the characterization of OpenCL dwarfs on fixed and reconfigurable platforms

  2014cited by this paper
• SynFull: Synthetic traffic models capturing cache coherent behaviour

  2014influential reference
• Scaling the Power Wall: A Path to Exascale

  2014cited by this paper
• Haswell: The Fourth-Generation Intel Core Processor

  2014cited by this paper
• PyMTL: A Unified Framework for Vertically Integrated Computer Architecture Research

  2014cited by this paper
• Simulating DRAM controllers for future system architecture exploration

  2014cited by this paper
• OpenSoC Fabric: On-Chip Network Generator: Using Chisel to Generate a Parameterizable On-Chip Interconnect Fabric

  2014influential reference
• A detailed and flexible cycle-accurate Network-on-Chip simulator

  2013cited by this paper
• Heterogeneous system coherence for integrated CPU-GPU systems

  2013cited by this paper
• Multi2Sim: A simulation framework for CPU-GPU computing

  2012cited by this paper
• DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling

  2012cited by this paper
• USIMM : the Utah SImulated Memory Module

  2012cited by this paper
• WEST: Cloning data cache behavior using Stochastic Traces

  2012cited by this paper
• Driving big data with big compute

  2012cited by this paper
• BigHouse: A simulation infrastructure for data center systems

  2012cited by this paper
• DRAMSim2: A Cycle Accurate Memory System Simulator

  2011cited by this paper
• A characterization of the Rodinia benchmark suite with comparison to contemporary CMP workloads

  2010influential reference
• Rodinia: A benchmark suite for heterogeneous computing

  2009influential reference
• ORION 2.0: A fast and accurate NoC power and area model for early-stage design space exploration

  2009cited by this paper
• GARNET: A detailed on-chip network model inside a full-system simulator

  2009cited by this paper
• Analyzing CUDA workloads using a detailed GPU simulator

  2009cited by this paper
• Performance Cloning: A Technique for Disseminating Proprietary Applications as Benchmarks

  2006cited by this paper
• Application driven traffic modeling for NoCs

  2006cited by this paper
• SMARTS: accelerating microarchitecture simulation via rigorous statistical sampling

  2003cited by this paper
• Performance analysis through synthetic trace generation

  2000cited by this paper
• On the foundations of artificial workload design

  1983cited by this paper
• On the construction of a representative synthetic workload

  1974cited by this paper

• SnsBooster: Enhancing Sampling-based μArch Evaluation Efficiency through Online Performance Sensitivity Analysis

  2025cites this paper
• SynFull-RTL: Evaluation Methodology for RTL NoC Designs

  2022cites this paper
• Fast and Accurate Statistical Simulation of Shared-Memory Applications on Multicore Systems

  2022cites this paper
• A Segmented Adaptive Router for Near Energy-Proportional Networks-on-Chip

  2022cites this paper
• Pitstop: Enabling a Virtual Network Free Network-on-Chip

  2021cites this paper
• Experiences with ML-Driven Design: A NoC Case Study

  2020cites this paper
• Mocktails: Capturing the Memory Behaviour of Proprietary Mobile Architectures

  2020cites this paper
• Exploration on Routing Configuration of HNoC With Intelligent On-Chip Resource Management

  2020cites this paper
• Hardware-Assisted Cross-Generation Prediction of GPUs Under Design

  2019cites this paper
• On-Chip Networks: Second Edition

  2017cites this paper
• A Comparative Study of Heterogeneous Processor Simulators

  2016cites this paper
• SnsBooster: Enhancing Sampling-Based Arch Evaluation Eficiency through Online Performance Sensitivity Analysis ∗

  year unknowncites this paper