OpenSoC Fabric: On-Chip Network Generator: Using Chisel to Generate a Parameterizable On-Chip Interconnect Fabric

No abstract is available for this paper.

• Publication year

  2014

• Venue

  Network on Chip Architectures

• Publication date

  2014-12-13

• Fields of study

  Computer Science, Engineering

• Identifiers
  DOI 10.1145/2685342.2685351
• External record

  Open on Semantic Scholar

• Source metadata

  Semantic Scholar

• No claims are published for this paper.

• No concepts are published for this paper.

• Microarchitecture of Network-on-Chip Routers

  2015cited by this paper
• Abstract Machine Models and Proxy Architectures for Exascale Computing

  2014cited by this paper
• A detailed and flexible cycle-accurate Network-on-Chip simulator

  2013influential reference
• Exascale Computing - A Fact or a Fiction?

  2013cited by this paper
• Chisel: Constructing hardware in a Scala embedded language

  2012cited by this paper
• HORNET: A Cycle-Level Multicore Simulator

  2012cited by this paper
• TOPAZ: An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers

  2012cited by this paper
• NoCTweak: a Highly Parameterizable Simulator for Early Exploration of Performance and Energy of Networks On-Chip

  2012influential reference
• CONNECT: re-examining conventional wisdom for designing nocs in the context of FPGAs

  2012cited by this paper
• Dark silicon and the end of multicore scaling

  2011cited by this paper
• The gem5 simulator

  2011cited by this paper
• A Simulator for Large-Scale Parallel Computer Architectures

  2010cited by this paper
• An analysis of on-chip interconnection networks for large-scale chip multiprocessors

  2010cited by this paper
• PhoenixSim: A simulator for physical-layer analysis of chip-scale photonic interconnection networks

  2010influential reference
• Exascale Computing Technology Challenges

  2010cited by this paper
• GARNET: A detailed on-chip network model inside a full-system simulator

  2009cited by this paper
• Using C-to-gates to program streaming image processing kernels efficiently on FPGAs

  2009cited by this paper
• SlackSim: a platform for parallel simulations of CMPs on CMPs

  2009cited by this paper
• Application-aware prioritization mechanisms for on-chip networks

  2009cited by this paper
• What is Bluespec?

  2008cited by this paper
• A complexity-effective architecture for accelerating full-system multiprocessor simulations using FPGAs

  2008cited by this paper
• Flattened butterfly: a cost-efficient topology for high-radix networks

  2007cited by this paper
• A 5-GHz Mesh Interconnect for a Teraflops Processor

  2007cited by this paper
• RAMP Blue: A Message-Passing Manycore System in FPGAs

  2007cited by this paper
• SystemC - a modeling platform supporting multiple design abstractions

  2001cited by this paper
• Route packets, not wires: on-chip interconnection networks

  2001cited by this paper
• The future of microprocessors

  1996cited by this paper
• Introduction and overview

  1988cited by this paper

• Constellation: An Open-Source SoC-Capable NoC Generator

  2022cites this paper
• A Hardware Co-design Workflow for Scientific Instruments at the Edge

  2021cites this paper
• IPA: Floorplan-Aware SystemC Interconnect Performance Modeling and Generation for HLS-based SoCs

  2021cites this paper
• PyOCN: A Unified Framework for Modeling, Testing, and Evaluating On-Chip Networks

  2019influential citation
• HPC Performance Improvements Through Innovative Architecture

  2019cites this paper
• Next Generation Silicon Photonic Transceiver: From Device Innovation to System Analysis

  2018cites this paper
• GoblinCore-64: A RISC-V Based Architecture for Data Intensive Computing

  2018cites this paper
• High-level synthesis of elasticity : from models to circuits

  2016cites this paper
• The Rocket Chip Generator

  2016cites this paper
• Silicon photonic memory interconnect for many-core architectures

  2016cites this paper
• The Rocket Chip Generator Krste

  2016cites this paper
• Asynchronous Dataflow De-Elastisation for Efficient Heterogeneous Synthesis

  2016cites this paper
• Efficient synthetic traffic models for large, complex SoCs

  2016influential citation