Logic encryption: A fault analysis perspective

No abstract is available for this paper.

• Publication year

  2012

• Venue

  Design, Automation and Test in Europe

• Publication date

  2012-03-12

• Fields of study

  Computer Science, Engineering

• Identifiers
  DOI 10.1109/DATE.2012.6176634
• External record

  Open on Semantic Scholar

• Source metadata

  Semantic Scholar

• No claims are published for this paper.

• No concepts are published for this paper.

• Secure and robust error correction for physical unclonable functions

  2010cited by this paper
• Preventing IC Piracy Using Reconfigurable Logic Barriers

  2010cited by this paper
• HARPOON: An Obfuscation-Based SoC Design Methodology for Hardware Protection

  2009cited by this paper
• EPIC: Ending Piracy of Integrated Circuits

  2008cited by this paper
• Physical Unclonable Functions for Device Authentication and Secret Key Generation

  2007cited by this paper
• Active Hardware Metering for Intellectual Property Protection and Security

  2007cited by this paper
• Essentials of Electronic Testing for Digital, Memory and Mixed-Signal VLSI Circuits

  2000cited by this paper
• Avalanche Characteristics of Substitution-Permutation Encryption Networks

  1995cited by this paper
• HOPE: an efficient parallel fault simulator for synchronous sequential circuits

  1992cited by this paper

• Decomposition Attack on Structural Logic Locking of Reversible Circuits

  2025cites this paper
• A New Dynamic Countermeasure to Strengthen Design Obfuscation in FPGAs

  2025cites this paper
• Trojan Detection in Digital Microfluidic Biochips via Image Classification: A Deep-Learning Based Approach

  2025cites this paper
• Interleave Lock: An SAT Attack Resistant Logic Lock for Logic Circuits

  2025cites this paper
• Utilizing layout effects for analog logic locking

  2024cites this paper
• Hardware Trojans Detection and Prevention Techniques Review

  2024cites this paper
• Enhancement of Hardware Security by combining Multiple Cell Obfuscation with Anti-SAT and SARLock techniques

  2024cites this paper
• GateLock: Input-Dependent Key-Based Locked Gates for SAT Resistant Logic Locking

  2024cites this paper
• SubLock: Sub-Circuit Replacement based Input Dependent Key-based Logic Locking for Robust IP Protection

  2024cites this paper
• Locking-Enabled Security Analysis of Cryptographic Circuits

  2024cites this paper
• LEDA: Locking Enabled Differential Analysis of Cryptographic Circuits

  2023influential citation
• Design and Implementation of a New Framework for Post-Synthesis Obfuscation with a Mixture of Multiple Cells with an Integrated Anti-SAT Block

  2023cites this paper
• Revisiting Obfuscation Metrics for Trusted Fabrication of Designs

  2023cites this paper
• FPGA Design Deobfuscation by Iterative LUT Modification at Bitstream Level

  2023cites this paper
• Efficient design and analysis of secure CMOS logic through logic encryption

  2023influential citation
• Hardware Trojan Mitigation Technique in Network-on-Chip (NoC)

  2023influential citation
• FPGA Bitstream Modification: Attacks and Countermeasures

  2023cites this paper
• Ephemeral Key-based Hybrid Hardware Obfuscation

  2022cites this paper
• A circuit protection method based on minterm perturbation

  2022cites this paper
• Logic Locking Designs at Transistor Level for Full Adders

  2022cites this paper
• On the Limitations of Logic Locking the Approximate Circuits

  2022cites this paper
• Cybersecurity for Embedded Systems: A review

  2022cites this paper
• Evaluating the Security of eFPGA-based Redaction Algorithms

  2022cites this paper
• A Novel Logic Locking Technique with Observability Measures to Thwart Hardware Trojans

  2022cites this paper
• Leveraging Layout-based Effects for Locking Analog ICs

  2022cites this paper
• A critical view on the real-world security of logic locking

  2022influential citation
• A Community Review of Logic Locking: Reflections, Benchmarking, and Outlook

  2022cites this paper
• Distributed Logic Encryption: Essential Security Requirements and Low-Overhead Implementation

  2022influential citation
• EigenCircuit: Divergent Synthetic Benchmark Generation for Hardware Security Using PCA and Linear Programming

  2022cites this paper
• Hardening Circuit-Design IP Against Reverse-Engineering Attacks

  2022influential citation
• Hardware Obfuscation of the 16-bit S-box in the MK-3 Cipher

  2021cites this paper
• A Survey on Recent Detection Methods of the Hardware Trojans

  2021cites this paper
• Resilient and Secure Hardware Devices Using ASL

  2021cites this paper
• Sequential Logic Encryption Against Model Checking Attack

  2021cites this paper
• An Overview of Hardware Security and Trust: Threats, Countermeasures, and Design Tools

  2021cites this paper
• A Lightweight Robust Logic Locking Technique to Thwart Sensitization and Cone-Based Attacks

  2021influential citation
• Physically Unclonable and Reconfigurable Computing System (PURCS) for Hardware Security Applications

  2021cites this paper
• A Secure Boot Framework with Multi-security Features and Logic-Locking Applications for Reconfigurable Logic

  2021cites this paper
• Monitoring the reliability of integrated circuits protection against Trojans: encoding and decoding of combinational structures

  2021cites this paper
• Machine Learning Aided Key-Guessing Attack Paradigm Against Logic Block Encryption

  2021cites this paper
• Exploring eFPGA-based Redaction for IP Protection

  2021cites this paper
• Increased Output Corruption and Structural Attack Resilience for SAT Attack Secure Logic Locking

  2021cites this paper
• Defenses Against Design Constraint Based Attacks

  2021cites this paper
• Design Constraint Based Attacks

  2021cites this paper
• Benchmarking at the Frontier of Hardware Security: Lessons from Logic Locking

  2020cites this paper
• Strong Logic Obfuscation with Low Overhead against IC Reverse Engineering Attacks

  2020cites this paper
• Hardware Obfuscation and Logic Locking: A Tutorial Introduction

  2020influential citation
• S4oC: A Self-Optimizing, Self-Adapting Secure System-on-Chip Design Framework to Tackle Unknown Threats — A Network Theoretic, Learning Approach

  2020cites this paper
• Hardware Intellectual Property Protection Through Obfuscation Methods

  2020cites this paper
• SAT Based Partial Attack on Compound Logic Locking

  2020cites this paper
• Logic Encryption to Prevent Trojan Insertion with Dual-Function Gates

  2020cites this paper
• Secure Network-on-Chip Against Black Hole and Tampering Attacks

  2020cites this paper
• Keynote: A Disquisition on Logic Locking

  2020cites this paper
• High-Level Synthesis of Key-Obfuscated RTL IP with Design Lockout and Camouflaging

  2020cites this paper
• Hardware Trojans in Microcircuits

  2020cites this paper
• Rescuing Logic Encryption in Post-SAT Era by Locking & Obfuscation

  2020cites this paper
• Secure and Effective Logic Locking for Machine Learning Applications

  2019cites this paper
• The End of Logic Locking? A Critical View on the Security of Logic Locking

  2019influential citation
• Classical Cryptanalysis Attacks on Logic Locking Techniques

  2019cites this paper
• The Need for Logic Locking

  2019cites this paper
• Leveraging Unspecified Functionality in Obfuscated Hardware for Trojan and Fault Attacks

  2019cites this paper
• Toggle Count Based Logic Obfuscation

  2019cites this paper
• A Unified Methodology for Hardware Obfuscation and IP Watermarking

  2019cites this paper
• Pre-SAT Logic Locking

  2019cites this paper
• Vulnerability and Remedy of Stripped Function Logic Locking

  2019cites this paper
• Logic Locking: A Survey of Proposed Methods and Evaluation Metrics

  2019influential citation
• Functional Reverse Engineering on SAT-Attack Resilient Logic Locking

  2019cites this paper
• Resolving the Trilemma in Logic Encryption

  2019cites this paper
• A Novel Security Assessment Method Based on Linear Regression for Logic Locking

  2019cites this paper
• A Brief History of Logic Locking

  2019cites this paper
• Physical Design Obfuscation of Hardware: A Comprehensive Investigation of Device and Logic-Level Techniques

  2019cites this paper
• Hardware Trojan Detection Using an Advised Genetic Algorithm Based Logic Testing

  2018cites this paper
• Key-Based Dynamic Functional Obfuscation of Integrated Circuits Using Sequentially Triggered Mode-Based Design

  2018cites this paper
• A comparative investigation of approximate attacks on logic encryptions

  2018cites this paper
• Deep RNN-Oriented Paradigm Shift through BOCANet: Broken Obfuscated Circuit Attack

  2018cites this paper
• Protection Against Hardware Trojans With Logic Testing: Proposed Solutions and Challenges Ahead

  2018cites this paper
• SAT-based bit-flipping attack on logic encryptions

  2018cites this paper
• Defeating hardware Trojan in microprocessor cores through software obfuscation

  2018cites this paper
• Improving the Security of Split Manufacturing Using a Novel BEOL Signal Selection Method

  2018cites this paper
• On IC traceability via blockchain

  2018cites this paper
• Secure Integrated Circuit Design via Hybrid Cloud

  2018cites this paper
• Development and Evaluation of Hardware Obfuscation Benchmarks

  2018cites this paper
• Algorithmic Obfuscation over GF(2m)

  2018cites this paper
• On the Mitigation of Hardware Trojan Attacks in Embedded Processors by Exploiting a Hardware-Based Obfuscator

  2018cites this paper
• Enhanced Logical Locking for a Secured Hardware IP Against Key-Guessing Attacks

  2018cites this paper
• Hardware Trojan Attacks in FPGA and Protection Approaches

  2018cites this paper
• A Novel Low Complexity Logic Encryption Technique for Design-for-Trust

  2018cites this paper
• Hardware Security and Trust: Logic Locking as a Design-for-Trust Solution

  2018cites this paper
• A Novel PUF based Logic Encryption Technique to Prevent SAT Attacks and Trojan Insertion

  2018cites this paper
• Analysis of Circuits for Security Using Logic Encryption

  2018cites this paper
• Security-Aware 2.5D Integrated Circuit Design Flow Against Hardware IP Piracy

  2017cites this paper
• Incremental SAT-Based Reverse Engineering of Camouflaged Logic Circuits

  2017cites this paper
• A Humble Theory and Application for Logic Encryption

  2017cites this paper
• IP Trust: The Problem and Design/Validation-Based Solution

  2017cites this paper
• Comparative Analysis of Hardware Obfuscation for IP Protection

  2017cites this paper
• Cyclic Obfuscation for Creating SAT-Unresolvable Circuits

  2017cites this paper
• Introduction to Hardware Obfuscation: Motivation, Methods and Evaluation

  2017cites this paper
• An evolutionary approach to hardware encryption and Trojan-horse mitigation

  2017cites this paper
• TAINT: Tool for Automated INsertion of Trojans

  2017cites this paper
• CycSAT: SAT-based attack on cyclic logic encryptions

  2017cites this paper