A Methodology for Mapping Multiple Use-Cases onto Networks on Chips

No abstract is available for this paper.

• Publication year

  2006

• Venue

  Proceedings of the Design Automation & Test in Europe Conference

• Publication date

  2006-03-06

• Fields of study

  Computer Science, Engineering

• Identifiers
  DOI 10.1109/DATE.2006.244007
• External record

  Open on Semantic Scholar

• Source metadata

  Semantic Scholar

• No claims are published for this paper.

• No concepts are published for this paper.

• Mapping and configuration methods for multi-use-case networks on chips

  2006influential reference
• A unified approach to constrained mapping and routing on network-on-chip architectures

  2005influential reference
• NoC synthesis flow for customized domain specific multiprocessor systems-on-chip

  2005cited by this paper
• Chapter 15 INTERCONNECT AND MEMORY ORGANIZATION IN SOCS FOR ADVANCED SET-TOP BOXES AND TV Evolution, Analysis, and Trends

  2005cited by this paper
• Mapping and physical planning of networks-on-chip architectures with quality-of-service guarantees

  2005cited by this paper
• A Design Flow for Application-Specific Networks on Chip with Guaranteed Performance to Accelerate SOC Design and Verification

  2005influential reference
• Interconnect and Memory Organization in SOCs for Advanced Set-Top Boxes and TV: Evolutin, Analysis and Trends

  2005cited by this paper
• Interconnect and Memory Organization in SOCs for Advanced Set-Top Boxes and TV

  2005cited by this paper
• Bandwidth-constrained mapping of cores onto NoC architectures

  2004cited by this paper
• SUNMAP: a tool for automatic topology selection and generation for NoCs

  2004cited by this paper
• Trade offs in the design of a router with both guaranteed and best-effort services for networks on chip

  2003cited by this paper
• Energy-aware mapping for tile-based NoC architectures under performance constraints

  2003cited by this paper
• Efficient synthesis of networks on chip

  2003cited by this paper
• Networks on Chip

  2003cited by this paper
• Exploiting the routing flexibility for energy/performance aware mapping of regular NoC architectures

  2003cited by this paper
• Constraint-driven communication synthesis

  2002cited by this paper
• A network on chip architecture and design methodology

  2002cited by this paper
• Networks on Chips: A New SoC Paradigm

  2002influential reference
• On-chip communication architecture for OC-768 network processors

  2001cited by this paper
• MicroNetwork-based integration for SOCs

  2001cited by this paper
• Route packets, not wires: on-chip interconnection networks

  2001cited by this paper
• Viper: A Multiprocessor SOC for Advanced Set-Top Box and Digital TV Systems

  2001cited by this paper
• Addressing the system-on-a-chip interconnect woes through communication-based design

  2001cited by this paper
• A generic architecture for on-chip packet-switched interconnections

  2000cited by this paper
• Digital Integrated Circuits

  1985cited by this paper

• A multi-application approach for synthesizing custom network-on-chips

  2022cites this paper
• Energy-efficient task-resource co-allocation and heterogeneous multi-core NoC design in dark silicon era

  2021cites this paper
• System Scenario Methodology Flow

  2020cites this paper
• Application-Specific SoC Design Using Core Mapping to 3D Mesh NoCs with Nonlinear Area Optimization and Simulated Annealing

  2020cites this paper
• SPECTRUM

  2020cites this paper
• SPECTRUM: a software defined predictable many-core architecture for LTE baseband processing

  2019cites this paper
• An extensible framework for software configuration optimization on heterogeneous computing systems: Time and energy case study

  2019cites this paper
• ◾ Extended Quality of Service Modeling Based on Multiapplication Environment in Network-on-Chip

  2018cites this paper
• Hotspot-aware task-resource co-allocation for heterogeneous many-core networks-on-chip

  2018cites this paper
• Optimization Approaches for Core Mapping on Networks on Chip

  2018cites this paper
• Multi-Swarm based NoC Configuration and Synthesis

  2018cites this paper
• A resource-efficient network interface supporting low latency reconfiguration of virtual circuits in time-division multiplexing networks-on-chip

  2017cites this paper
• A Survey and Comparative Study of Hard and So Real-time Dynamic Resource Allocation Strategies for Multi / Many-core Systems

  2017cites this paper
• Adaptive Mapping for Multiple Applications on Parallel Architectures

  2017cites this paper
• Scenario-Based Design Space Exploration

  2017cites this paper
• A Survey and Comparative Study of Hard and Soft Real-Time Dynamic Resource Allocation Strategies for Multi-/Many-Core Systems

  2017cites this paper
• Run-time resource allocation for embedded Multiprocessor System-on-Chip using tree-based design space exploration

  2017cites this paper
• 15 Network-on-Chip Design

  2017cites this paper
• Network-on-Chip Design

  2017cites this paper
• Power- and performance-efficient cluster-based network-on-chip with reconfigurable topology

  2016cites this paper
• On the Use of GPU for Accelerating Communication-Aware Mapping Techniques

  2016cites this paper
• Crosstalk-Aware Automated Mapping for Optical Networks-on-Chip

  2016cites this paper
• Modeling of Gaussian Network-Based Reconfigurable Network-on-Chip Designs

  2016cites this paper
• Improving Energy Consumption in Networks on Chip using Optimized Algorithms

  2016cites this paper
• Resource and Throughput Aware Execution Trace Analysis for Efficient Run-Time Mapping on MPSoCs

  2016cites this paper
• Pareto Optimal Scheduling of Synchronous Data Flow Graphs via Parallel Methods

  2015cites this paper
• Power-aware Meta-heuristic Core Mapping Approaches for Network on Chips

  2015cites this paper
• DESIGN AND EVALUATION OF WI-MAX TRANSCEIVER USING MPSOC

  2015cites this paper
• OPAIC: An optimization technique to improve energy consumption and performance in application specific network on chips

  2015cites this paper
• Extended QoS modelling based on multi-application environment in network on chip

  2015cites this paper
• Heuristics on Reachability Trees for Bicriteria Scheduling of Stream Graphs on Heterogeneous Multiprocessor Architectures

  2015cites this paper
• A GRASP metaheuristic for the robust mapping and routing of dataflow process networks on manycore architectures

  2015cites this paper
• Dynamic communications mapping in multi-tasks NoC-based heterogeneous MPSoCs platform

  2015cites this paper
• Energy Aware Mapping for Reconfigurable Wireless MPSoCs

  2015cites this paper
• Resource-aware clustering design for NoC-based MPSoCs

  2014cites this paper
• Mapeamento e posicionamento de módulos processantes em sistemas dinamicamente reconfiguráveis baseados em redes intrachip.

  2014cites this paper
• Power and Thermal Effects and Management

  2014cites this paper
• Online Scheduling of Applications on 3D Stacked Large Chip Multiprocessor

  2014cites this paper
• Approches d'optimisation et de personnalisation des réseaux sur puce (NoC : Networks on Chip). (Networks on Chip optimization and customization approaches)

  2014cites this paper
• QOS modeling aware load balancing in multi-application environment in network on chip

  2014cites this paper
• Placement Dynamique D'Applications Embarquées Intensives sur des Réseaux de Processeurs sur Puce. (Dynamic Embedded Applications Mapping on MPSoC based NoC)

  2014cites this paper
• A Mapping-Scheduling Algorithm for Hardware Acceleration on Reconfigurable Platforms

  2014influential citation
• Balancing On-Chip Network Latency in Multi-application Mapping for Chip-Multiprocessors

  2014cites this paper
• Multi-Application Network-on-Chip Design using Global Mapping and Local Reconfiguration

  2014cites this paper
• Bi-LCQ: A low-weight clustering-based Q-learning approach for NoCs

  2014cites this paper
• UvA-DARE ( Digital Academic Repository ) Applications of scenarios in early embedded system design space exploration

  2013cites this paper
• Automatic synthesis and optimization of chip multiprocessors

  2013cites this paper
• Mapping on multi/many-core systems: Survey of current and emerging trends

  2013cites this paper
• Placement of tasks under uncertainty on massively multicore architectures. (Placement de tâches sous incertitudes sur des architectures massivement multicoeurs)

  2013cites this paper
• A Topology-Independent Mapping Technique for Application-Specific Networks-on-Chip

  2013cites this paper
• Topology Re-Configuration for On-Chip Networks with Back-Tracking

  2013cites this paper
• Low Energy Mapping Techniques under Reliability and Bandwidth Constraints

  2013cites this paper
• Efficient genetic based topological mapping using analytical models for on-chip networks

  2013cites this paper
• QoS-Driven Reconfigurable Parallel Computing for NoC-Based Clustered MPSoCs

  2013cites this paper
• Multiprocessor Systems Auto-Design for Multiple Use-Case Applications on FPGA

  2013cites this paper
• Run-time mapping techniques for NoC-based heterogeneous MPSoC platforms

  2013cites this paper
• FOR COMPUTATIONAL BIOLOGY APPLICATIONS

  2013cites this paper
• A GRASP for Placement and Routing of Dataflow Process Networks on Many-Core Architectures

  2013cites this paper
• Auto-design systematic methodology of cluster MPSoC for multiple concurrent applications

  2013cites this paper
• Application-Specific NoC Architecture Customization Using Long-Range Links

  2013cites this paper
• An integrated, programming model-driven framework for NoC-QoS support in cluster-based embedded many-cores

  2013cites this paper
• MODELLING AND ANALYSIS BASED ON DYNAMIC ROUTING .

  2012cites this paper
• Prototype Design and Synthesis of Cluster MPSoC Architecture for Multiple Applications

  2012cites this paper
• Quality-of-service for Network-on-chip-based Smartphone/Tablet Systems-on-chip

  2012cites this paper
• Monitoring and timing prediction in early analyzing and checking performance of interconnection networks at ESL

  2012cites this paper
• NOC: QOS Metrics Modelling And Analysis Based On Dynamic Routing

  2012cites this paper
• A Buffer-Sizing Algorithm for Network-on-Chips with Multiple Voltage-Frequency Islands

  2012cites this paper
• MpAssign: a framework for solving the many‐core platform mapping problem

  2012cites this paper
• A dynamically reconfigurable communication architecture for multicore embedded systems

  2012cites this paper
• Field Programmable Gate Arrays with Hardwired Networks on Chip

  2012influential citation
• AdNoC: Runtime Adaptive Network-on-Chip Architecture

  2012cites this paper
• Conquering Memory Bandwidth Challenges in High-Performance SoCs

  2012cites this paper
• Bursty Communication Performance Analysis of Network-on-Chip with Diverse Traffic Permutations

  2012cites this paper
• Dynamic and Online Task Scheduling Algorithm Based on Virtual Compute Group in Many-Core Architecture

  2012cites this paper
• Performance-Aware Hybrid Algorithm for Mapping IPs onto Mesh-Based Network on Chip

  2011cites this paper
• Enhancing the security of time-division-multiplexing networks-on-chip through the use of multipath routing

  2011cites this paper
• Application-Aware Topology Reconfiguration for On-Chip Networks

  2011influential citation
• New Approach of QoS Metric Modeling on Network on Chip

  2011cites this paper
• Run-Time Computation and Communication Aware Mapping Heuristic for NoC-Based Heterogeneous MPSoC Platforms

  2011cites this paper
• A Method for Integrating Network-on-Chip Topologies with 3D ICs

  2011cites this paper
• Latency-Constrained, Power-Optimized NoC Design for a 4G SoC: A Case Study

  2011cites this paper
• A Mapping Flow for Dynamically Reconfigurable Multi-Core System-on-Chip Design

  2011cites this paper
• Capacity optimized NoC for multi-mode SoC

  2011cites this paper
• Trends in Reconfigurable Embedded Systems

  2011cites this paper
• A Hybrid Mapping-Scheduling Technique for Dynamically Reconfigurable Hardware

  2011cites this paper
• Multicast-Aware Mapping Algorithm for On-chip Networks

  2011cites this paper
• A Simulation Based Buffer Sizing Algorithm for Network on Chips

  2011cites this paper
• Computation and communication aware run-time mapping for NoC-based MPSoC platforms

  2011cites this paper
• Dynamic Task Allocation in Networks-on-Chip

  2011cites this paper
• Multiple Use-cases System Design

  2011cites this paper
• Mapping of Real-time Applications on Network-on-Chip based MPSOCS.

  2011cites this paper
• A holistic approach to Network-on-Chip synthesis

  2010cites this paper
• Statistical Approach to Networks-on-Chip

  2010cites this paper
• Leveraging application-level requirements in the design of a NoC for a 4G SoC - a case study

  2010cites this paper
• Run-time mapping of multiple communicating tasks on MPSoC platforms

  2010cites this paper
• Exploring programming model-driven QoS support for NoC-based platforms

  2010cites this paper
• Run-time mapping of applications on FPGA-based reconfigurable systems

  2010cites this paper
• Designing Heterogeneous Embedded Network-on-Chip Platforms With Users in Mind

  2010cites this paper
• Designing embedded multiprocessor networks -on -chip with users in mind

  2010influential citation
• Modelling, Synthesis, and Configuration of Networks-on-Chips

  2010cites this paper