A Lightweight Fault-Tolerant Mechanism for Network-on-Chip

No abstract is available for this paper.

• Publication year

  2007

• Venue

  ACM/IEEE International Symposium on Networks-on-Chips

• Publication date

  2007-12-12

• Fields of study

  Computer Science, Engineering

• Identifiers
  DOI 10.1109/NOCS.2008.34
• External record

  Open on Semantic Scholar

• Source metadata

  Semantic Scholar

• No claims are published for this paper.

• No concepts are published for this paper.

• Power saving in regular interconnection networks

  2010cited by this paper
• Approaching Ideal NoC Latency with Pre-Configured Routes

  2007cited by this paper
• A Power and Energy Exploration of Network-on-Chip Architectures

  2007cited by this paper
• Fat H-Tree: A Cost-Efficient Tree-Based On-Chip Network

  2007cited by this paper
• A Gracefully Degrading and Energy-Efficient Modular Router Architecture for On-Chip Networks

  2006cited by this paper
• Power saving in regular interconnection networks built with high-degree switches

  2005cited by this paper
• Analysis of error recovery schemes for networks on chips

  2005cited by this paper
• A theory for deadlock-free dynamic network reconfiguration. Part I

  2005cited by this paper
• A methodology for developing deadlock-free dynamic network reconfiguration processes. Part II

  2005cited by this paper
• Immunet: a cheap and robust fault-tolerant packet routing mechanism

  2004cited by this paper
• Scaling to the end of silicon with EDGE architectures

  2004cited by this paper
• Design-space exploration of power-aware on/off interconnection networks

  2004cited by this paper
• An effective methodology to improve the performance of the up*/down* routing algorithm

  2004cited by this paper
• Descending layers routing: a deadlock-free deterministic routing using virtual channels in system area networks with irregular topologies

  2003cited by this paper
• BLAM: a high-performance routing algorithm for virtual cut-through networks

  2003cited by this paper
• The Raw Microprocessor: A Computational Fabric for Software Circuits and General-Purpose Programs

  2002cited by this paper
• Boosting the Performance of Myrinet Networks

  2002influential reference
• Interconnection Networks: An Engineering Approach

  2002cited by this paper
• The Turn Model for Adaptive Routing

  1992influential reference
• Autonet: A High-Speed, Self-Configuring Local Area Network Using Point-to-Point Links

  1991cited by this paper

• Fault-tolerant routing for reliable packet transmission in on-chip networks

  2024cites this paper
• Prime turn model and first last turn model: An adaptive deadlock free routing for network-on-chips

  2022cites this paper
• SecureNoC: A Learning-Enabled, High-Performance, Energy-Efficient, and Secure On-Chip Communication Framework Design

  2022cites this paper
• Protector: A Permanent Fault Resilient Router Architecture for Network on Chip

  2020cites this paper
• A Black-Box Fork-Join Latency Prediction Model for Data-Intensive Applications

  2020cites this paper
• CURE: A High-Performance, Low-Power, and Reliable Network-on-Chip Design Using Reinforcement Learning

  2020cites this paper
• Bufferless Network-on-Chips With Bridged Multiple Subnetworks for Deflection Reduction and Energy Savings

  2020cites this paper
• Fault-Tolerant Mesh-Based NoC with Router-Level Redundancy

  2019cites this paper
• A Continuous-Time Replication Strategy for Efficient Multicast in Asynchronous NoCs

  2019cites this paper
• Resilient Reorder Buffer Design for Network-on-Chip

  2019cites this paper
• IntelliNoC: A Holistic Design Framework for Energy-Efficient and Reliable On-Chip Communication for Manycores

  2019cites this paper
• Generation of Application Specific Fault Tolerant Irregular NoC Topologies Using Tabu Search

  2019cites this paper
• Maximizing the Inner Resilience of a Network-on-Chip through Router Controllers Design †

  2019influential citation
• Abacus turn model-based routing for NoC interconnects with switch or link failures

  2018cites this paper
• Traffic-aware reconfigurable architecture for fault-tolerant 2D mesh NoCs

  2018influential citation
• Bio‐inspired network on chip having both guaranteed throughput and best effort services using fault‐tolerant algorithm

  2018cites this paper
• Handling scheduling uncertainties through traffic shaping in Time-Triggered train networks

  2017cites this paper
• Centralized Server Controlled Secure Packet Transmission in Military Network

  2017cites this paper
• Achieving lightweight multicast in asynchronous NoCs using a continuous-time multi-way read buffer

  2017cites this paper
• Bio-inspired fault tolerant network on chip

  2017cites this paper
• Fault-resilient NoC router with transparent resource allocation

  2017cites this paper
• On-Chip Networks: Second Edition

  2017cites this paper
• Dynamically Reconfigurable Architecture for Fault-Tolerant 2D Networks-on-Chip

  2017influential citation
• Biologically inspired network on chip fault tolerant algorithm using time division multiplexing

  2016cites this paper
• A Survey on Design Approaches to Circumvent Permanent Faults in Networks-on-Chip

  2016cites this paper
• A new approach to deadlock-free fully adaptive routing for high-performance fault-tolerant NoCs

  2016cites this paper
• A low-cost, fault-tolerant and high-performance router architecture for on-chip networks

  2016cites this paper
• Implementation and Analysis of Biological Synaptogenesis Technique on Nodes and Interconnects for NoC Fault Tolerance

  2016cites this paper
• Tolerating transient illegal turn faults in NoCs

  2016cites this paper
• A reliable and high-performance Network-on-Chip router through decoupled resource sharing

  2016cites this paper
• Bio-inspired NoC fault tolerant techniques using guaranteed throughput and best effort services

  2016cites this paper
• Shield: A Reliable Network-on-Chip Router Architecture for Chip Multiprocessors

  2016cites this paper
• Reconfigurable NoC development with fault mitigation

  2016cites this paper
• Virtual Channel Allocation ( VA ) Switch Allocation ( SA ) Routing Computation ( RC ) Crossbar ( XB )

  2016cites this paper
• An Online and Real-Time Fault Detection and Localization Mechanism for Network-on-Chip Architectures

  2016cites this paper
• RQNoC

  2016cites this paper
• Resource Conscious Diagnosis and Reconfiguration for NoC Permanent Faults

  2016cites this paper
• Analytical Fault Tolerance Assessment and Metrics for TSV-Based 3D Network-on-Chip

  2015cites this paper
• Emulation platform synthesis and NoC evaluation for embedded systems : towards next generation networks

  2015cites this paper
• LAYERED APPROACH FOR RUNTIME FAULT RECOVERY IN NOC-BASED MPSOCS

  2015cites this paper
• Generation and Performance Evaluation of Reconfigurable Fault Tolerant Routing Algorithm for 2D-Mesh NoC☆

  2015cites this paper
• A new scalable fault tolerant routing algorithm for networks-on-chip

  2015cites this paper
• A Light-weight fault-tolerant routing algorithm tolerating faulty links and routers

  2015cites this paper
• Reconfigurable NoC and Processors Tolerant to Permanent Faults

  2015cites this paper
• Layered approach for runtime fault recovery in NOC-Based MPSOCS

  2015cites this paper
• Fault Mitigation in Reconfigurable NoC Routers with Thin Design Rules

  2015cites this paper
• A Routing-Level Solution for Fault Detection, Masking, and Tolerance in NoCs

  2015cites this paper
• Design of Fault-Tolerant and Reliable Networks-on-Chip

  2015cites this paper
• Topologías king como redes de interconexión

  2015cites this paper
• Supporting faulty banks in NUCA by NoC assisted remapping mechanisms

  2014cites this paper
• A Low-resource and Scalable Strategy for Segment Partitioning of Many-core Nano Networks

  2014cites this paper
• Rescuing healthy cores against disabled routers

  2014cites this paper
• Variable-width datapath for on-chip network static power reduction

  2014cites this paper
• A brief overview of the challenges of the multicore roadmap

  2014cites this paper
• Bio-inspired NoC fault tolerant techniques

  2014cites this paper
• Adaptive and reconfigurable fault-tolerant routing method for 2D Networks-on-Chip

  2014cites this paper
• Congestion-Aware Adaptive Routing in 2D-Mesh Multicores

  2014cites this paper
• PRESENTING A FAULT TOLERANT MECHANISM FOR BUFFERING FAULT IN NETWORK ON CHIPS

  2014cites this paper
• Topology Discovery in Deadlock Free Self-assembled DNA Networks

  2014cites this paper
• FPGA BASED HIGHLY RELIABLE FAULT TOLERANT APPROACH FOR NETWORK ON CHIP(NOC)

  2014cites this paper
• Routing and Topology Reconfiguration for Networks-on-Chip's Runtime Health

  2014cites this paper
• Fault Tolerant and Adaptive Systems with Focus on Networks-On-Chips

  2014cites this paper
• Reliable and Adaptive Routing Algorithms for 2D and 3D Networks-on-Chip

  2014cites this paper
• Distributed topology discovery in self-assembled nano network-on-chip

  2014cites this paper
• Minimal-path fault-tolerant approach using connection-retaining structure in Networks-on-Chip

  2013cites this paper
• Fault Tolerance on NoCs

  2013cites this paper
• Fault-tolerant method with distributed monitoring and management technique for 3D stacked meshes

  2013cites this paper
• Partial Virtual Channel Sharing: A Generic Methodology to Enhance Resource Management and Fault Tolerance in Networks-on-Chip

  2013cites this paper
• Implementation of biological sprouting algorithm for NoC fault tolerance

  2013cites this paper
• Framework for Simulation of Heterogeneous MpSoC for Design Space Exploration

  2013cites this paper
• RevivePath: Resilient Network-on-Chip Design Through Data Path Salvaging of Router

  2013influential citation
• High Performance Fault-Tolerant Routing Algorithm for NoC-Based Many-Core Systems

  2013cites this paper
• A first effort for a distributed segment-based approach on self-assembled nano networks

  2013cites this paper
• Methods for fault tolerance in networks-on-chip

  2013cites this paper
• Cluster Based Networks-on-Chip: An Efficient and Fault-Tolerant Architecture using Network Interface Assisted Routing

  2013cites this paper
• Fault-tolerant routing algorithm for 3D NoC using hamiltonian path strategy

  2013cites this paper
• Synaptogenesis based bio-inspired NoC fault tolerant interconnects

  2013cites this paper
• Adaptive Routing Approaches for Networked Many-Core Systems

  2013cites this paper
• Tackling Permanent Faults in the Network-on-Chip Router Pipeline

  2013cites this paper
• A fault tolerant NoC architecture based upon external router backup paths

  2013cites this paper
• Reconfigurable Intercommunication Infrastructure: NoCs

  2013cites this paper
• Contributions aux processeurs multi-coeurs massivement parallèles en technologie en rupture : routage tolérant aux fautes de réseau d'interconnexion et auto-adaptabilité des applications

  2013cites this paper
• uDIREC: Unified diagnosis and reconfiguration for frugal bypass of NoC faults

  2013cites this paper
• MD: Minimal path-based fault-tolerant routing in on-Chip Networks

  2013cites this paper
• A Cluster-Based Core Protection Technique for Networks-on-Chip

  2012cites this paper
• High-level services for networks-on-chip

  2012cites this paper
• Design and evaluation of a high throughput robust router for network-on-chip

  2012cites this paper
• Error Location and Reconfiguration

  2012cites this paper
• ATARDS: An adaptive fault-tolerant strategy to cope with massive defects in Network-on-Chip interconnections

  2012cites this paper
• A (cid:48) ARAF: An Asynchronous Router Architecture using Four-Phase Bundled Handshake Protocol

  2012cites this paper
• Hybrid Partially Adaptive Fault‐Tolerant Routing for 3D Networks‐on‐Chip

  2012cites this paper
• Correct Communication in Multi-core Processors

  2012cites this paper
• NoRD: Node-Router Decoupling for Effective Power-gating of On-Chip Routers

  2012cites this paper
• Fault-Tolerant Techniques to Manage Yield and Power Constraints in Network-on-Chip Interconnections

  2012cites this paper
• MAFA: Adaptive Fault-Tolerant Routing Algorithm for Networks-on-Chip

  2012cites this paper
• LinkMiser : Resource Conscious Routing and Reconfiguration in Faulty On-Chip Networks

  2012cites this paper
• A Reliable Routing Architecture and Algorithm for NoCs

  2012cites this paper
• ATARDS: An adaptive fault-tolerant strategy to cope with massive defects in Network-on-Chip interconnections

  2012cites this paper
• Asymmetric ring topology for reduced latency in on-chip ring networks

  2012cites this paper
• Existing Transient and Permanent Error Management in NoCs

  2012cites this paper