On maximum contention-free interleavers and permutation polynomials over integer rings

An interleaver is a critical component for the channel coding performance of turbo codes. Algebraic constructions are of particular interest because they admit analytical designs and simple, practical hardware implementation. Contention-free interleavers have been recently shown to be suitable for parallel decoding of turbo codes. In this correspondence, it is shown that permutation polynomials generate maximum contention-free interleavers, i.e., every factor of the interleaver length becomes a possible degree of parallel processing of the decoder. Further, it is shown by computer simulations that turbo codes using these interleavers perform very well for the Third Generation Partnership Project (3GPP) standard

• Publication year

  2005

• Venue

  IEEE Transactions on Information Theory

• Publication date

  2005-06-24

• Fields of study

  Mathematics, Computer Science

• Identifiers
  DOI 10.1109/TIT.2005.864450arXiv cs/0506093
• External record

  Open on Semantic Scholar

• Source metadata

  Semantic Scholar

• No claims are published for this paper.

• No concepts are published for this paper.

• Improved algorithms for the determination of turbo-code weight distributions

  2005cited by this paper
• On quadratic inverses for quadratic permutation polynomials over integer rings

  2005cited by this paper
• Interleavers for turbo codes using permutation polynomials over integer rings

  2005influential reference
• Maximum spread of D-dimensional multiple turbo codes

  2005cited by this paper
• Parallel interleaver design and VLSI architecture for low-latency MAP turbo decoders

  2005cited by this paper
• A decoder architecture for high-speed free-space laser communications

  2005cited by this paper
• Mapping interleaving laws to parallel turbo decoder architectures

  2004cited by this paper
• Designing good permutations for turbo codes: towards a single model

  2004influential reference
• Contention-free interleavers

  2004cited by this paper
• Concurrent interleaving architectures for high-throughput channel coding

  2003cited by this paper
• Parallel turbo coding interleavers: avoiding collisions in accesses to storage elements

  2002cited by this paper
• The Third Generation Partnership Project (3GPP)

  2002cited by this paper
• Computing the free distance of turbo codes and serially concatenated codes with interleavers: algorithms and applications

  2001cited by this paper
• New deterministic interleaver designs for turbo codes

  2000influential reference
• Design of interleavers for turbo codes: Iterative interleaver growth algorithms of polynomial complexity

  1999cited by this paper
• On Deterministic Linear Interleavers for Turbo-Codes

  1997cited by this paper
• Weight distributions for turbo codes using random and nonrandom permutations

  1995influential reference
• Interleaver design for turbo codes

  1994cited by this paper
• Near Shannon limit error-correcting coding and decoding: Turbo-codes. 1

  1993cited by this paper
• Polynomial functions (modm)

  1984cited by this paper
• On polynomial functions (mod m)

  1974cited by this paper
• An Introduction to the Theory of Numbers

  1939cited by this paper
• Deterministic Interleavers for Turbo Codes with Random-like Performance and Simple Implementation

  year unknowncited by this paper

• On the Construction and Correlation Properties of Permutation-Interleaved Zadoff-Chu Sequences

  2026cites this paper
• Reversed Dickson polynomials

  2023cites this paper
• 6G: A Welcome Chance to Unify Channel Coding?

  2023cites this paper
• Performance Enhanced Coded OFDM with Almost Linear Inter leaver over Rayleigh Fading Channels

  2021cites this paper
• Design of FPGA-Based QPP Interleaver for LTE/LTE-Advanced Application

  2021cites this paper
• Some lengths for which CPP interleavers have weaker minimum distances than QPP interleavers

  2020cites this paper
• Concurrent OFDM Demodulation and Turbo Decoding for Ultra Reliable Low Latency Communication

  2020cites this paper
• Upper bounds on the minimum distance for turbo codes using CPP interleavers

  2020cites this paper
• Superposition modulation–based new structure of four-dimensional turbo code (4D-TC) using modified interleaver and its application in WiMAX & LTE systems

  2019cites this paper
• Architectures of Multiple-Radix Maximum-A-Posteriori and Turbo Decoders for Low-Power Wireless Communication Applications

  2019cites this paper
• Técnicas para la implementación de turbo decodificadores con baja latencia

  2019cites this paper
• Arbitrarily Parallel Turbo Decoding for Ultra-Reliable Low Latency Communication in 3GPP LTE

  2019cites this paper
• Parallel access by butterfly networks for any degree permutation polynomial and ARP interleavers

  2019cites this paper
• Parallel Turbo Decoding for Permutation Polynomial Interleavers

  2018cites this paper
• Permutation polynomials over finite rings

  2018cites this paper
• Evaluation of Rate Matching of Turbo Code for 3GPP LTE System

  2018cites this paper
• Irregular Polar Coding for Complexity-Constrained Lightwave Systems

  2018cites this paper
• Window-Interleaved Turbo Codes

  2018cites this paper
• Permutation Polynomial Based Interleavers. Conditions on Coefficients

  2018cites this paper
• Low Latency Parallel Turbo Decoding Implementation for Future Terrestrial Broadcasting Systems

  2018cites this paper
• Determining the number of true different permutation polynomials of degrees up to five by Weng and Dong algorithm

  2017cites this paper
• Computational Complexity Analysis of FEC Decoding on SDR Platforms

  2017cites this paper
• Explicit formulas for monomial involutions over finite fields

  2017cites this paper
• Performance of Möbius Interleavers for Turbo Codes

  2017cites this paper
• A low-complexity fully scalable interleaver/address generator based on a novel property of QPP interleavers

  2017cites this paper
• Up to five degree permutation polynomial interleavers for short length LTE turbo codes with optimum minimum distance

  2017cites this paper
• Low latency turbo decoder implementation for future broadcasting systems

  2017cites this paper
• Bit-level pipelining for highly parallel turbo-code decoders: A critical assessment

  2017cites this paper
• On the Equivalence of Cubic Permutation Polynomial and ARP Interleavers for Turbo Codes

  2017cites this paper
• Bit-interleaved polar-coded modulation for low-latency short-block transmission

  2017influential citation
• Contribution to the improvement of the decoding performance of turbo codes : algorithms and architecture

  2017cites this paper
• Number 14

  2017cites this paper
• Dithered largest spread cubic permutation polynomial interleavers for Turbo codes

  2017cites this paper
• On Quadratic Permutation Polynomials, Turbo Codes, and Butterfly Networks

  2017influential citation
• Bit-interleaved polar-coded OFDM for low-latency M2M wireless communications

  2017cites this paper
• High performance parallel turbo decoder with configurable interleaving network for LTE application

  2016cites this paper
• On Progressive Edge-Growth Interleavers for Turbo Codes

  2016cites this paper
• Design of QPP Interleavers for the Parallel Turbo Decoding Architecture

  2016influential citation
• The number of different true permutation polynomial based interleavers under Zhao and Fan sufficient conditions

  2016cites this paper
• A simple method to determine the number of true different quadratic and cubic permutation polynomial based interleavers for turbo codes

  2016cites this paper
• Enhanced Turbo Codes for NR: Performance Evaluation

  2016cites this paper
• Effect of Interleaver Algorithm on the Performance of Modified Turbo Codes

  2016cites this paper
• A dynamically reconfigurable ECC decoder architecture

  2016cites this paper
• A coefficient test for fourth degree permutation polynomials over integer rings

  2016cites this paper
• Hardware Design of Parallel Interleaver Architectures: A Survey

  2015cites this paper
• Towards the performance evaluation of 4th generation wireless communication standards: LTE versus Mobile WiMAX

  2015cites this paper
• Novel Interleaver Design for Turbo Codes

  2015cites this paper
• Determining the number of different cubic permutation polynomial based interleavers for lengths in the LTE standard

  2015cites this paper
• Design of HSDPA System with Turbo Iterative Equalization

  2015cites this paper
• Ber Analysis of Turbo Code Interleaver

  2015cites this paper
• On the Equivalence of Interleavers for Turbo Codes

  2015cites this paper
• A review of bit-error-rate performance of interleaves in IDMA systems

  2015cites this paper
• An Efficient VLSI Architecture Design for Sisoand LDPC Based Advanced Turbo Decoder

  2015cites this paper
• In-place memory mapping approach for optimized parallel hardware interleaver architectures

  2015cites this paper
• Design , Optimization , and Implementation of Channel Decoding in Wireless Systems

  2015cites this paper
• Design of a contention‐free parallel double‐flow MAP decoder

  2015influential citation
• A Contention-Free Parallel Access by Butterfly Networks for Turbo Interleavers

  2014cites this paper
• Embedding polynomial time memory mapping and routing algorithms on-chip to design configurable decoder architectures

  2014cites this paper
• Structured Low Density Parity Check Code Suitable to Broadband Mobile Communications and Its Performance

  2014cites this paper
• Turbo Decoder with Parallel Processing

  2014cites this paper
• High-Efficiency Solution for Highly Parallel Architecture

  2014cites this paper
• Design and Implementation of Parallel Interleaver in FPGA for Multi Standard Turbo Decoder

  2014cites this paper
• Parallel Interleaver Design for a High throughput HSPA+/LTE Multi-Standard Turbo Decoder

  2014cites this paper
• A First Step Toward On-Chip Memory Mapping for Parallel Turbo and LDPC Decoders: A Polynomial Time Mapping Algorithm

  2013cites this paper
• TERMINAISON DES CODES CONVOLUTIONNELS RÉCURSIFS DOUBLEMENT ORTHOGONAUX

  2013cites this paper
• Multiple Access Demodulation in the Lifted Signal Graph With Spatial Coupling

  2013cites this paper
• Studies on the Design and Implementation of Some Turbo Code Bzased Wireless Communication Systems

  2013cites this paper
• On the contention-free and spread characteristics of serially-pruned interleavers

  2013cites this paper
• Fast Pruned Interleaving

  2013cites this paper
• Towards higher speed decoding of convolutional turbocodes

  2013cites this paper
• Etude et implémentation d'une architecture de décodage générique et flexible pour codes correcteurs d'erreurs avancés. (Study and Implementation of a Generic and Flexible Decoding Architecture for Advanced Forward Error Correction Codes)

  2013influential citation
• Improved method for searching interleavers from a certain set using Garello’s method with applications for the LTE standard

  2013cites this paper
• Parallel and configurable turbo decoder implementation for 3GPP-LTE

  2013cites this paper
• Parallel VLSI Architectures for Communication Systems

  2013cites this paper
• DESIGN AND IMPLEMENTATION FOR A MULTI- STANDARD TURBO DECODER USING A RECONFIGURABLE ASIP

  2013cites this paper
• Generation of New Collision Free S-Random Interleavers of Turbo Codes

  2013cites this paper
• Turbo codes: from first principles to recent standards

  2013cites this paper
• Almost linear interleaver and its application in coded OFDM over Rayleigh fading channel

  2013cites this paper
• Pruned Bit-Reversal Permutations: Mathematical Characterization, Fast Algorithms and Architectures

  2013cites this paper
• LTE-Advanced channel coding generic procedures A high-level model to guide low-level implementations

  2013cites this paper
• On-chip implementation of memory mapping algorithm to support flexible decoder architecture

  2013cites this paper
• A 40 nm 535 Mbps Multiple Code-Rate Turbo Decoder Chip Using Reciprocal Dual Trellis

  2013cites this paper
• UNE NOUVELLE APPROCHE DE PLACEMENT DE DONNEES EN MEMOIRE : APPLICATION A LA CONCEPTION D'ARCHITECTURES D'ENTRELACEURS PARALLELES

  2013cites this paper
• Towards and ASIP optimized for multi-standard turbo decoding

  2012cites this paper
• A 40 nm 535 Mbps multiple code-rate turbo decoder chip using reciprocal dual trellis

  2012cites this paper
• High-throughput turbo decoder using pipelined parallel architecture and collision-free interleaver

  2012cites this paper
• On Dispersion and Nonlinearity Degree of QPP Interleavers

  2012cites this paper
• Encoding and decoding for turbo-like codes

  2012cites this paper
• Novel Distributed Turbo Coding Scheme in Two-Hop Relay Networks

  2012cites this paper
• On the Minimum Distance of Turbo Codes With Quadratic Permutation Polynomial Interleavers

  2012cites this paper
• DEPARTMENT OF COMMUNICATIONS ENGINEERING DEGREE PROGRAMME IN WIRELESS COMMUNICATIONS ENGINEERING DESIGN OF APPLICATION-SPECIFIC SIGNAL PROCESSORS FOR ITERATIVE

  2012influential citation
• Radix-4 Max-log-MAP parallel turbo decoder architecture with a new cache memory data flow for LTE

  2012cites this paper
• A 2.15GBit/s turbo code decoder for LTE advanced base station applications

  2012cites this paper
• Efficient VLSI architectures of QPP interleavers for LTE turbo decoders

  2012cites this paper
• Study on inter- and intra-symbol interleaving succession in multi-binary turbo codes

  2012cites this paper
• Bipartite edge coloring approach for designing parallel hardware interleaver architecture. (Une approche de coloriage d'arrêtes pour la conception d'architectures parallèles d'entrelaceurs matériels)

  2012cites this paper
• Further Results on Quadratic Permutation Polynomial-Based Interleavers for Turbo Codes

  2011cites this paper
• Memory conflict analysis for a multi-standard, reconfigurable turbo decoder

  2011influential citation
• A monolithic LTE interleaver generator for highly parallel SMAP decoders

  2011cites this paper
• A high throughput turbo decoder VLSI architecture for 3GPP LTE standard

  2011cites this paper