A unified approach to floorplan sizing and enumeration

No abstract is available for this paper.

• Publication year

  1993

• Venue

  IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.

• Publication date

  1993-12-01

• Fields of study

  Mathematics, Computer Science, Engineering

• Identifiers
  DOI 10.1109/43.251149
• External record

  Open on Semantic Scholar

• Source metadata

  Semantic Scholar

• No claims are published for this paper.

• No concepts are published for this paper.

• Sliceable Floorplanning by Graph Dualization

  1995cited by this paper
• A note on the Complexity of Stockmeyer's floorplan Optimization Technique

  1993cited by this paper
• Floor-Planning by Graph Dualization: 2-Concave Rectilinear Modules

  1993cited by this paper
• An O(n2) maximal planarization algorithm based on PQ-trees

  1992cited by this paper
• An automatic layout generator for analog circuits

  1992cited by this paper
• A graph theoretic technique to speed up floorplan area optimization

  1992cited by this paper
• On the family of inherently nonslicible floorplans in VLSI layout design

  1991cited by this paper
• Benchmarks for layout synthesis - evolution and current status

  1991cited by this paper
• Combinatorial algorithms for integrated circuit layout

  1990cited by this paper
• An optimal algorithm for floorplan area optimization

  1990cited by this paper
• Optimal slicing of plane point placements

  1990cited by this paper
• Floorplanning by graph dualization: L-shaped modules

  1990cited by this paper
• A condition for a maximal planar graph to have a unique rectangular dual and its application to VLSI floor-plan

  1989cited by this paper
• Efficient Floorplan Area Optimization

  1989cited by this paper
• O(n2) algorithms for graph planarization

  1989cited by this paper
• Algorithms for floorplan design via rectangular dualization

  1988cited by this paper
• On area-efficient drawings of rectangular duals for VLSI floor-plan

  1988cited by this paper
• Optimal aspect ratios of building blocks in VLSI

  1988cited by this paper
• Rectangular dualization and rectangular dissections

  1988cited by this paper
• Area-efficient drawings of rectangular duals for VLSI floor-plan

  1988cited by this paper
• A linear algorithm to find a rectangular dual of a planar triangulated graph

  1986cited by this paper
• Rectangular duals of planar graphs

  1985cited by this paper
• Optimal Orientations of Cells in Slicing Floorplan Designs

  1984cited by this paper
• Automatic Floorplan Design

  1982cited by this paper
• The NP-Completeness Column: An Ongoing Guide

  1982cited by this paper

• A Survey on Floorplan Representations in VLSI

  2015cites this paper
• Enumeration technique in very large-scale integration fixed-outline floorplanning

  2014cites this paper
• A enhanced algorithm for floorplan design using evolutionary technique

  2012cites this paper
• Rectangular layouts and contact graphs

  2006cites this paper
• Projektowanie topografii systemów VLSI. Cz. 1, Style i etapy projektowania, rozmieszczanie modułów

  2006cites this paper
• A linear programming-based algorithm for floorplanning in VLSI design

  2003cites this paper
• Slicible rectangular graphs and their optimal floorplans

  2001cites this paper
• Nostradamus: a floorplanner of uncertain design

  1998cites this paper
• A unified approach to topology generation and optimal sizing of floorplans

  1998influential citation
• Slicibility of rectangular graphs and floorplan optimization

  1997cites this paper
• Otimização de leiaute usando busca tabu

  1997cites this paper
• A minimum-area floorplanning algorithm for MBC designs

  1996cites this paper
• A unified placement algorithm to improve both performance and area through sliceable partitions

  1996cites this paper
• Graph theoretic facility layout design and evaluation : theoretical and practical considerations : a thesis presented in partial fulfilment of the requirements for the degree of Ph.D. in Operations Research at Massey University

  1996cites this paper
• A unified approach to topology generation and area optimization of general floorplans

  1995cites this paper
• VLSI floorplan generation and area optimization using AND-OR graph search

  1995influential citation
• The formal verification of a pipelined double-precision IEEE floating-point multiplier

  1995cites this paper