A graph theoretic technique to speed up floorplan area optimization

No abstract is available for this paper.

• Publication year

  1992

• Venue

  [1992] Proceedings 29th ACM/IEEE Design Automation Conference

• Publication date

  1992-07-01

• Fields of study

  Mathematics, Computer Science

• Identifiers
  DOI 10.1109/DAC.1992.227860
• External record

  Open on Semantic Scholar

• Source metadata

  Semantic Scholar

• No claims are published for this paper.

• No concepts are published for this paper.

• A hierarchical floorplanning approach

  1990cited by this paper
• An optimal algorithm for floorplan area optimization

  1990cited by this paper
• A robust framework for hierarchical floorplanning with integrated global wiring

  1990cited by this paper
• A new area and shape function estimation technique for VLSI layouts

  1988cited by this paper
• Optimal Orientations of Cells in Slicing Floorplan Designs

  1984cited by this paper
• Automatic Floorplan Design

  1982cited by this paper
• A Min-Cut Placement Algorithm for General Cell Assemblies Based on a Graph Representation

  1979cited by this paper
• A min-cut placement algorithm for general cell assemblies based on a graph representation

  1979cited by this paper
• A forced directed component placement procedure for printed circuit boards

  1979cited by this paper
• The Design and Analysis of Computer Algorithms

  1974cited by this paper

• Mask cost reduction with circuit performance consideration for self-aligned double patterning

  2011cites this paper
• Application of fuzzy inference and genetic algorithms to VLSI floorplanning design

  2000cites this paper
• Arbitrary rectilinear block packing based on sequence pair

  1998cites this paper
• Bounded-skew Clock and Steiner Routing

  1998cites this paper
• Bounded-skew clock and Steiner routing

  1998cites this paper
• Nostradamus: a floorplanner of uncertain design

  1998cites this paper
• Module packing based on the BSG-structure and IC layout applications

  1998cites this paper
• Logical-physical co-design for deep submicron circuits: challenges and solutions

  1998cites this paper
• Module placement on BSG-structure and IC layout applications

  1996cites this paper
• GALLO: a genetic algorithm for floorplan area optimization

  1996cites this paper
• From real-time emulation to ASIC integration for image processing applications

  1995cites this paper
• Floorplan area optimization using genetic algorithms

  1994influential citation
• A genetic algorithm for floorplan area optimization

  1994cites this paper
• Graph-based techniques to speed up floorplan area optimization

  1993cites this paper
• A unified approach to floorplan sizing and enumeration

  1993cites this paper
• On optimal approximation of orthogonal polygons

  1993cites this paper