Effective automatic parallelization of stencil computations

No abstract is available for this paper.

• Publication year

  2007

• Venue

  ACM-SIGPLAN Symposium on Programming Language Design and Implementation

• Publication date

  2007-06-15

• Fields of study

  Computer Science, Engineering

• Identifiers
  DOI 10.1145/1250734.1250761
• External record

  Open on Semantic Scholar

• Source metadata

  Semantic Scholar

• No claims are published for this paper.

• No concepts are published for this paper.

• Synthesizing transformations for locality enhancement of imperfectly-nested loop nests

  2014cited by this paper
• The memory behavior of cache oblivious stencil computations

  2007cited by this paper
• Implicit and explicit optimizations for stencil computations

  2006cited by this paper
• Impact of modern memory subsystems on cache optimizations for stencil computations

  2005cited by this paper
• A Geometric Programming Framework for Optimal Multi-Level Tiling

  2004cited by this paper
• Automatic Parallelization of Loop Programs for Distributed Memory Architectures

  2004influential reference
• On Time Optimal Supernode Shape

  2002influential reference
• Synthesizing Transformations for Locality Enhancement of Imperfectly-Nested Loop Nests

  2001cited by this paper
• Optimal semi-oblique tiling

  2001cited by this paper
• On tiling space-time mapped loop nests

  2001influential reference
• Tiling Imperfectly-nested Loop Nests

  2000influential reference
• New tiling techniques to improve cache temporal locality

  1999cited by this paper
• Selecting tile shape for minimal execution time

  1999cited by this paper
• High Performance Fortran Compilation Techniques for Parallelizing Scientific Codes

  1998cited by this paper
• Determining the idle time of a tiling: new results

  1997cited by this paper
• Program Analysis of Overlap Area Usage in Self-Similar Parallel Programs

  1997cited by this paper
• Determining the idle time of a tiling

  1997cited by this paper
• Computer and Robot Vision

  1995cited by this paper
• Code generation for multiple mappings

  1995cited by this paper
• Tile size selection using cache organization and data layout

  1995cited by this paper
• Computational Electrodynamics the Finite-Difference Time-Domain Method

  1995cited by this paper
• The Design , Implementation , and Performance of a Parallel Ocean Circulation Model

  1994cited by this paper
• (Pen)-ultimate tiling?

  1994cited by this paper
• Computer and Robot Vision

  1991cited by this paper
• Tiling multidimensional iteration spaces for nonshared memory machines

  1991cited by this paper
• Scanning polyhedra with DO loops

  1991influential reference
• Automatic Blocking of Nested Loops

  1990cited by this paper
• More iteration space tiling

  1989cited by this paper
• Supernode partitioning

  1988cited by this paper
• Retrospective: A Data Locality Optimizing Algorithm

  year unknowncited by this paper

• Optimising Stencil Code on FPGAs by Trading Data Movement for Compute using Compiler Rewrite Rules

  2026cites this paper
• Exploring Communication Anomalies in Chapel

  2025cites this paper
• Jigsaw: Toward Conflict-free Vectorized Stencil Computation by Tessellating Swizzled Registers

  2025cites this paper
• Optimizing Stencil Computation on Multi-core DSPs

  2024cites this paper
• Compiler Support for Sparse Tensor Convolutions

  2024cites this paper
• Bricks: A high-performance portability layer for computations on block-structured grids

  2024cites this paper
• CPU -GPU Heterogeneous Stencil Computation Algorithm Based on Dynamic Hybrid Fragmentation Partitioning

  2024cites this paper
• Equivalence by Canonicalization for Synthesis-Backed Refactoring

  2024cites this paper
• Evaluation of Programming Models and Performance for Stencil Computation on Current GPU Architectures

  2024cites this paper
• LoRAStencil: Low-Rank Adaptation of Stencil Computation on Tensor Cores

  2024cites this paper
• SlidingConv: Domain-Specific Description of Sliding Discrete Cosine Transform Convolution for Halide

  2024cites this paper
• Stencil Computation with Vector Outer Product

  2024cites this paper
• Evaluation of Programming Models and Performance for Stencil Computation on GPGPUs

  2024cites this paper
• Evaluation of Directive-Based Programming Models for Stencil Computation on Current GPGPU Architectures

  2024cites this paper
• Performance Portability Evaluation of Blocked Stencil Computations on GPUs

  2023cites this paper
• Fast Option Pricing using Nonlinear Stencils

  2023cites this paper
• Gamify Stencil Dwarf on Cloud for Democratizing Scientific Computing

  2023cites this paper
• DHTS: A Dynamic Hybrid Tiling Strategy for Optimizing Stencil Computation on GPUs

  2023cites this paper
• Stencil Matrixization

  2023cites this paper
• Modeling the Interplay between Loop Tiling and Fusion in Optimizing Compilers Using Affine Relations

  2023influential citation
• Low-Cost Post Hoc Reconstruction of HPC Simulations at Full Resolution

  2023cites this paper
• SPARTA: Spatial Acceleration for Efficient and Scalable Horizontal Diffusion Weather Stencil Computation

  2023cites this paper
• Fast American Option Pricing using Nonlinear Stencils

  2023cites this paper
• FAWS: FPGA Acceleration of Large-Scale Wave Simulations

  2023cites this paper
• A Portable Framework for Accelerating Stencil Computations on Modern Node Architectures

  2023cites this paper
• Mat2Stencil: A Modular Matrix-Based DSL for Explicit and Implicit Matrix-Free PDE Solvers on Structured Grid

  2022cites this paper
• Programming Matrices as Staged Sparse Rows to Generate Efficient Matrix-free Differential Equation Solver

  2022cites this paper
• FOURST: A code generator for FFT-based fast stencil computations

  2022cites this paper
• PERKS: a Locality-Optimized Execution Model for Iterative Memory-bound GPU Applications

  2022cites this paper
• The Viability of Using Online Prediction to Perform Extra Work while Executing BSP Applications

  2022cites this paper
• On the Verification of Polyhedral Program Transformations

  2022cites this paper
• Modeling optimization of stencil computations via domain-level properties

  2022cites this paper
• VICO: demand-driven verification for improving compiler optimizations

  2022cites this paper
• Persistent Kernels for Iterative Memory-bound GPU Applications

  2022cites this paper
• Simulation of three-dimensional phase field model with LBM method using OpenCL

  2022cites this paper
• Inter-loop optimization in RAJA using loop chains

  2021cites this paper
• Monoparametric Tiling of Polyhedral Programs

  2021cites this paper
• Tile size selection of affine programs for GPGPUs using polyhedral cross-compilation

  2021cites this paper
• Reducing Redundancy in Data Organization and Arithmetic Calculation for Stencil Computations

  2021cites this paper
• Towards a Domain-Extensible Compiler: Optimizing an Image Processing Pipeline on Mobile CPUs

  2021cites this paper
• An Efficient Vectorization Scheme for Stencil Computation

  2021cites this paper
• AKG: automatic kernel generation for neural processing units using polyhedral transformations

  2021cites this paper
• Revisiting split tiling for stencil computations in polyhedral compilation

  2021influential citation
• (When) Do Multiple Passes Save Energy?

  2021cites this paper
• DNNFusion: accelerating deep neural networks execution with advanced operator fusion

  2020cites this paper
• Pencil: A Pipelined Algorithm for Distributed Stencils

  2020cites this paper
• Temporal Vectorization for Stencils

  2020cites this paper
• Optimizing the Memory Hierarchy by Compositing Automatic Transformations on Computations and Data

  2020influential citation
• Accelerating High-Order Stencils on GPUs

  2020cites this paper
• Exploiting Computation Reuse for Stencil Accelerators

  2020cites this paper
• An Effective Fusion and Tile Size Model for PolyMage

  2020cites this paper
• OpenCAL system extension and application to the three-dimensional Richards equation for unsaturated flow

  2020cites this paper
• AN5D: automated stencil framework for high-degree temporal blocking on GPUs

  2020cites this paper
• A Performance Vocabulary for Affine Loop Transformations Martin Kong

  2019cites this paper
• Large-scale performance of a DSL-based multi-block structured-mesh application for Direct Numerical Simulation

  2019cites this paper
• Parallel implementation of a data assimilation scheme for operational oceanography: The case of the MedBFM model system

  2019cites this paper
• Research of Techniques to Improve the Performance of Explicit Numerical Methods on the CPU

  2019cites this paper
• Tessellating Star Stencils

  2019influential citation
• Polyhedral Compilation for Multi-dimensional Stream Processing

  2019cites this paper
• Exploiting Reuse and Vectorization in Blocked Stencil Computations on CPUs and GPUs

  2019cites this paper
• Optoelectronic Device Simulations Based on Macroscopic Maxwell–Bloch Equations

  2019cites this paper
• A programming language based on recurrence equations and polyhedral compilation for stream processing

  2019cites this paper
• Schedule synthesis for halide pipelines through reuse analysis

  2019cites this paper
• Application-Specific Memory Subsystem Benchmarking

  2019influential citation
• Numerical Simulation of the Quantum Cascade Laser Dynamics on Parallel Architectures

  2019cites this paper
• Model-driven transformations for multi- and many-core CPUs

  2019cites this paper
• Polyhedral Dataflow Graphs

  2019cites this paper
• Mecanismo de equilibrado de carga en sistemas heterogéneos

  2019cites this paper
• A Structured Grid Solver with Polyhedral+Dataflow Representation

  2019cites this paper
• Flextended Tiles

  2019influential citation
• Schedule Synthesis for Halide Pipelines through Reuse Analysis

  2019cites this paper
• A Versatile Software Systolic Execution Model for GPU Memory-Bound Kernels

  2019cites this paper
• Modern Code Applied in Stencil in Edge Detection of an Image for Architecture Intel Xeon Phi KNL

  2019cites this paper
• Delivering Performance-Portable Stencil Computations on CPUs and GPUs Using Bricks

  2018cites this paper
• Accelerating Lattice QCD on Sunway Many-Core Processor

  2018cites this paper
• A Combined Language and Polyhedral Approach for Heterogeneous Parallelism. (Une Approche Combinée Langage-Polyédrique pour la Programmation Parallèle Hétérogène)

  2018cites this paper
• Synthesizing Power and Area Efficient Image Processing Pipelines on FPGAs using Customized Bit-widths

  2018cites this paper
• Generation of parallel synchronization-free tiled code

  2018cites this paper
• Analytical Cost Metrics : Days of Future Past

  2018cites this paper
• Tiramisu: A Polyhedral Compiler for Expressing Fast and Portable Code

  2018cites this paper
• Heterogeneous CPU-GPU Execution of Stencil Applications

  2018cites this paper
• PCOT: Cache Oblivious Tiling of Polyhedral Programs

  2018cites this paper
• Performance evaluation of numerical methods for the Maxwell–Liouville–von Neumann equations

  2018cites this paper
• A Performance Vocabulary for Affine Loop Transformations

  2018cites this paper
• An effective fusion and tile size model for optimizing image processing pipelines

  2018cites this paper
• Anpassung von Stencil-Codes zur Laufzeit mit Hilfe von Umschreiben auf Binärebene für dynamisch bestimmtes Speicherlayout

  2018cites this paper
• SIMD code generation for stencils on brick decompositions

  2018cites this paper
• AdaptMemBench: Application-Specific MemorySubsystem Benchmarking

  2018cites this paper
• Tiramisu : A Polyhedral Compiler with A Scheduling Language for Targeting High Performance Systems Riyadh

  2018cites this paper
• Numerical Methods for the Maxwell-Liouville-von Neumann (MLN) Equations

  2018cites this paper
• Optimization through recomputation in the polyhedral model

  2018cites this paper
• SODA: Stencil with Optimized Dataflow Architecture

  2018cites this paper
• Performance evaluation of numerical methods for the Maxwell–Liouville–von Neumann equations

  2018cites this paper
• Automatic code generation and optimization of multi-dimensional stencil computations on distributed-memory architectures. (Génération automatique de code et optimisation de calculs stencils sur des architectures à mémoire distribuée)

  2018cites this paper
• Polyhedral Search Space Exploration in the ExaStencils Code Generator

  2018cites this paper
• Tiramisu: A Code Optimization Framework for High Performance Systems

  2018cites this paper
• Exploiting GPU memory hierarchy for accelerating a specialized stencil computation

  2017cites this paper
• Ultra-low latency continuous block-parallel stream windowing using FPGA on-chip memory

  2017cites this paper
• Optimizing CNNs on Multicores for Scalability, Performance and Goodput

  2017cites this paper
• Simple, Accurate, Analytical Time Modeling and Optimal Tile Size Selection for GPGPU Stencils

  2017cites this paper